[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1456958018-7849-4-git-send-email-wsa@the-dreams.de>
Date: Wed, 2 Mar 2016 23:33:34 +0100
From: Wolfram Sang <wsa@...-dreams.de>
To: linux-kernel@...r.kernel.org
Cc: linux-renesas-soc@...r.kernel.org,
Thierry Reding <thierry.reding@...il.com>,
linux-pwm@...r.kernel.org
Subject: [PATCH 3/6] pwm: pwm-img: test clock rate to avoid division by 0
From: Wolfram Sang <wsa+renesas@...g-engineering.com>
The clk API may return 0 on clk_get_rate, so we should check the result before
using it as a divisor.
Signed-off-by: Wolfram Sang <wsa+renesas@...g-engineering.com>
---
Should go individually via subsystem tree.
drivers/pwm/pwm-img.c | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/drivers/pwm/pwm-img.c b/drivers/pwm/pwm-img.c
index 8a029f9bc18cb0..2fb30deee34570 100644
--- a/drivers/pwm/pwm-img.c
+++ b/drivers/pwm/pwm-img.c
@@ -237,6 +237,11 @@ static int img_pwm_probe(struct platform_device *pdev)
}
clk_rate = clk_get_rate(pwm->pwm_clk);
+ if (!clk_rate) {
+ dev_err(&pdev->dev, "pwm clock has no frequency\n");
+ ret = -EINVAL;
+ goto disable_pwmclk;
+ }
/* The maximum input clock divider is 512 */
val = (u64)NSEC_PER_SEC * 512 * pwm->data->max_timebase;
--
2.7.0
Powered by blists - more mailing lists