[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.11.1605191120220.3851@nanos>
Date: Thu, 19 May 2016 11:21:22 +0200 (CEST)
From: Thomas Gleixner <tglx@...utronix.de>
To: Paul Burton <paul.burton@...tec.com>
cc: linux-mips@...ux-mips.org, Ralf Baechle <ralf@...ux-mips.org>,
Matt Redfearn <matt.redfearn@...tec.com>,
Guenter Roeck <linux@...ck-us.net>,
Qais Yousef <qais.yousef@...tec.com>,
Sergei Shtylyov <sergei.shtylyov@...entembedded.com>,
linux-kernel@...r.kernel.org, Jason Cooper <jason@...edaemon.net>,
Joe Perches <joe@...ches.com>,
James Hogan <james.hogan@...tec.com>,
Markos Chandras <markos.chandras@...tec.com>,
Marc Zyngier <marc.zyngier@....com>
Subject: Re: [PATCH 0/3] External Interrupt Controller (EIC) fixes
On Tue, 17 May 2016, Paul Burton wrote:
> This series fixes a few small issues with support for External Interrupt
> Controllers (cpu_has_veic), ensuring that it is configured to service
> all interrupts by default & that when a GIC is present it's enabled when
> expected.
>
> Applies atop v4.6.
>
> Paul Burton (3):
> MIPS: Clear Status IPL field when using EIC
> MIPS: smp-cps: Clear Status IPL field when using EIC
> irqchip: mips-gic: Setup EIC mode on each CPU if it's in use
I was not on CC for patch 1/3 and I assume this should go through one
tree. Ralf, can you pick that up with my acked-by for the irqchip change?
Thanks,
tglx
Powered by blists - more mailing lists