[an error occurred while processing this directive]

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

[an error occurred while processing this directive]

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <531d0b76-1668-4003-f844-fe751002a39c@amd.com>
Date:   Wed, 16 Nov 2016 14:41:17 -0600
From:   "Natarajan, Janakarajan" <Janakarajan.Natarajan@....com>
To:     Peter Zijlstra <peterz@...radead.org>
CC:     <linux-kernel@...r.kernel.org>, Ingo Molnar <mingo@...hat.com>,
        "Arnaldo Carvalho de Melo" <acme@...nel.org>,
        Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
        Suravee Suthikulpanit <suravee.suthikulpanit@....com>
Subject: Re: [PATCH] Support for perf on AMD family17h processors


On 11/16/2016 11:30 AM, Peter Zijlstra wrote:
> On Wed, Nov 16, 2016 at 11:01:53AM -0600, Janakarajan Natarajan wrote:
>> This patch enables perf core PMU support for AMD family17h processors.
>> In family17h, there is no PMC-event constraint. All events, irrespective
>> of the type, can be measured using any of the performance counters.
>>
> Is there a public document describing this thing about already?
There is no document published as of now.
>
>> +	case 0x17:
>> +		pr_cont("Fam17h ");
>> +		/* In family 17h, there are no event constraints in the PMC hardware.
>> +		 * We fallback to using default amd_get_event_constraints.
>> +		 */
>> +		break;
>   http://lkml.kernel.org/r/CA+55aFyQYJerovMsSoSKS7PessZBr4vNp-3QUUwhqk4A4_jcbg@mail.gmail.com
I'll send out a v2 patch for the comment following the guidelines.