[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20161117064625.GA3760@gmail.com>
Date: Thu, 17 Nov 2016 07:46:26 +0100
From: Ingo Molnar <mingo@...nel.org>
To: Janakarajan Natarajan <Janakarajan.Natarajan@....com>
Cc: linux-kernel@...r.kernel.org,
Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>,
Arnaldo Carvalho de Melo <acme@...nel.org>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Suravee Suthikulpanit <suravee.suthikulpanit@....com>
Subject: Re: [PATCH] Support for perf on AMD family17h processors
* Janakarajan Natarajan <Janakarajan.Natarajan@....com> wrote:
> This patch enables perf core PMU support for AMD family17h processors. In
> family17h, there is no PMC-event constraint. All events, irrespective of the
> type, can be measured using any of the performance counters.
BTW., that's a very nice hardware design that simplifies counter constraints and
scheduling!
Does Fam17h have 6 generic counters per core, like Fam15h?
Thanks,
Ingo
Powered by blists - more mailing lists