linux-kernel - Re: [PATCH v4 3/5] pinctrl: aspeed-g4: Add mux configuration for all pins

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CACRpkdbZdi1s0anajbtRZMBwdE1c=k_MiUythuLpz1kixCU+FQ@mail.gmail.com>
Date:   Tue, 27 Dec 2016 23:18:57 +0100
From:   Linus Walleij <linus.walleij@...aro.org>
To:     Andrew Jeffery <andrew@...id.au>
Cc:     Rob Herring <robh+dt@...nel.org>,
        Mark Rutland <mark.rutland@....com>,
        Lee Jones <lee.jones@...aro.org>,
        Joel Stanley <joel@....id.au>,
        "linux-gpio@...r.kernel.org" <linux-gpio@...r.kernel.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        Timothy Pearson <tpearson@...torengineering.com>
Subject: Re: [PATCH v4 3/5] pinctrl: aspeed-g4: Add mux configuration for all pins

On Tue, Dec 20, 2016 at 8:35 AM, Andrew Jeffery <andrew@...id.au> wrote:

> The patch introducing the g4 pinctrl driver implemented a smattering of
> pins to flesh out the implementation of the core and provide bare-bones
> support for some OpenPOWER platforms. Now, update the bindings document
> to reflect the complete functionality and implement the necessary pin
> configuration tables in the driver.
>
> Cc: Timothy Pearson <tpearson@...torengineering.com>
> Signed-off-by: Andrew Jeffery <andrew@...id.au>
> Acked-by: Joel Stanley <joel@....id.au>
> Acked-by: Rob Herring <robh@...nel.org>

Patch applied.

Yours,
Linus Walleij