[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20170213190931.GK30506@linux.vnet.ibm.com>
Date: Mon, 13 Feb 2017 11:09:31 -0800
From: "Paul E. McKenney" <paulmck@...ux.vnet.ibm.com>
To: bob smith <sfmc68@...izon.net>
Cc: rth@...ddle.net, ink@...assic.park.msu.ru, mattst88@...il.com,
stern@...land.harvard.edu, j.alglave@....ac.uk,
luc.maranget@...ia.fr, parri.andrea@...il.com, will.deacon@....com,
linux-alpha@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: Question about DEC Alpha memory ordering
On Mon, Feb 13, 2017 at 01:53:27PM -0500, bob smith wrote:
> On 2/13/17 1:39 PM, Paul E. McKenney wrote:
> > can real DEC Alpha hardware end up with both instances of "r1"
> > having the value 1?
>
> I thought this question reminded me of something, so I found this:
> > https://www.kernel.org/doc/Documentation/memory-barriers.txt
>
> and I pasted in the content - David Howells is one of the authors and
> maybe that is why the question sort of reminded me.
>
> Maybe someone has an update but this is what was said then.
Well, thank you for pointing me to this, but my question was intended to
check whether or not the words I helped to write in memory-barriers.txt
are in fact accurate. So if you have an SMP DEC Alpha system that you
could provide remote access to, that would be very helpful!
Thanx, Paul
[ . . . ]
Powered by blists - more mailing lists