linux-kernel - Re: [PATCH v2 4/6] arm64: dts: rockchip: add core dtsi file for RK3328 SoCs

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <7240249b-690a-5800-0b46-fb93a49e2af1@arm.com>
Date:   Wed, 22 Mar 2017 18:09:42 +0000
From:   Sudeep Holla <sudeep.holla@....com>
To:     cl@...k-chips.com, heiko@...ech.de
Cc:     Sudeep Holla <sudeep.holla@....com>, mark.rutland@....com,
        wsa@...-dreams.de, linux-iio@...r.kernel.org,
        catalin.marinas@....com, shawn.lin@...k-chips.com,
        will.deacon@....com, kever.yang@...k-chips.com,
        dianders@...omium.org, yamada.masahiro@...ionext.com,
        tony.xie@...k-chips.com, linux-i2c@...r.kernel.org,
        pmeerw@...erw.net, lars@...afoo.de, zhengxing@...k-chips.com,
        khilman@...libre.com, linux-rockchip@...ts.infradead.org,
        jay.xu@...k-chips.com, wxt@...k-chips.com, huangtao@...k-chips.com,
        devicetree@...r.kernel.org, zhangqing@...k-chips.com,
        paweljarosz3691@...il.com, arnd@...db.de, yhx@...k-chips.com,
        knaack.h@....de, robh+dt@...nel.org, matthias.bgg@...il.com,
        rocky.hao@...k-chips.com, linux-arm-kernel@...ts.infradead.org,
        linux-kernel@...r.kernel.org, david.wu@...k-chips.com,
        fabio.estevam@....com, andy.yan@...k-chips.com,
        akpm@...ux-foundation.org, shawnguo@...nel.org, afaerber@...e.de,
        jic23@...nel.org
Subject: Re: [PATCH v2 4/6] arm64: dts: rockchip: add core dtsi file for
 RK3328 SoCs



On 16/03/17 13:17, cl@...k-chips.com wrote:
> From: Liang Chen <cl@...k-chips.com>
> 
> This patch adds core dtsi file for Rockchip RK3328 SoCs.
> 
> Signed-off-by: Liang Chen <cl@...k-chips.com>
> ---
>  arch/arm64/boot/dts/rockchip/rk3328.dtsi | 1362 ++++++++++++++++++++++++++++++
>  1 file changed, 1362 insertions(+)
>  create mode 100644 arch/arm64/boot/dts/rockchip/rk3328.dtsi
> 
> diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
> new file mode 100644
> index 0000000..a92955c
> --- /dev/null
> +++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi

[...]

> +	cpus {
> +		#address-cells = <2>;
> +		#size-cells = <0>;
> +
> +		cpu0: cpu@0 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53", "arm,armv8";
> +			reg = <0x0 0x0>;
> +			enable-method = "psci";
> +			clocks = <&cru ARMCLK>;

Why "clocks" property is present only for cpu0 ?

-- 
Regards,
Sudeep