linux-kernel - Re: [PATCH 0/3] KVM: x86: fix restart_apic

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CANRm+CwmNavgJ-_nUBzTDs6XoSeOCzsFzL-=W+HVCU5iTn23zA@mail.gmail.com>
Date:   Sat, 7 Oct 2017 08:58:10 +0800
From:   Wanpeng Li <kernellwp@...il.com>
To:     Radim Krčmář <rkrcmar@...hat.com>
Cc:     "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        kvm <kvm@...r.kernel.org>, Paolo Bonzini <pbonzini@...hat.com>
Subject: Re: [PATCH 0/3] KVM: x86: fix restart_apic_timer

2017-10-07 1:25 GMT+08:00 Radim Krčmář <rkrcmar@...hat.com>:
> Various bugs that incorrectly injected a timer interrupt.
>
> Going to work on kvm-unit-tests for this too.

Btw, there is a testcase which I posted before also can be used to
test apic timer mode transition.
https://patchwork.kernel.org/patch/9976971/

Regards,
Wanpeng Li

>
>
> Radim Krčmář (3):
>   KVM: x86: handle 0 write to TSC_DEADLINE MSR
>   KVM: x86: really disarm lapic timer when clearing TMICT
>   KVM: x86: thoroughly disarm LAPIC timer around TSC deadline switch
>
>  arch/x86/kvm/lapic.c | 11 +++++++++--
>  1 file changed, 9 insertions(+), 2 deletions(-)
>
> --
> 2.14.2
>