[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20180619120719.26921-1-richard@nod.at>
Date: Tue, 19 Jun 2018 14:07:19 +0200
From: Richard Weinberger <richard@....at>
To: devicetree@...r.kernel.org
Cc: linux-kernel@...r.kernel.org, linux-mtd@...ts.infradead.org,
dinguyen@...nel.org, robh+dt@...nel.org, mark.rutland@....com,
marek.vasut@...il.com, computersforpeace@...il.com,
dwmw2@...radead.org, miquel.raynal@...tlin.com,
boris.brezillon@...tlin.com, yamada.masahiro@...ionext.com,
Richard Weinberger <richard@....at>
Subject: [PATCH] arm: dts: socfpga: denali needs nand_x_clk too
The denali NAND flash controller needs at least two clocks to operate,
nand_clk and nand_x_clk.
Since 1bb88666775e ("mtd: nand: denali: handle timing parameters by
setup_data_interface()") nand_x_clk is used to derive timing settings.
Signed-off-by: Richard Weinberger <richard@....at>
---
Strictly speaking denali needs a ecc_clk too, but AFAIK such a clock
is not present on this SoC.
But my SoCFPGA knowledge is very limited.
Thanks,
//richard
---
arch/arm/boot/dts/socfpga.dtsi | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/socfpga.dtsi
index 486d4e7433ed..562f7b375bbd 100644
--- a/arch/arm/boot/dts/socfpga.dtsi
+++ b/arch/arm/boot/dts/socfpga.dtsi
@@ -754,7 +754,8 @@
reg-names = "nand_data", "denali_reg";
interrupts = <0x0 0x90 0x4>;
dma-mask = <0xffffffff>;
- clocks = <&nand_clk>;
+ clocks = <&nand_clk>, <&nand_x_clk>;
+ clock-names = "nand", "nand_x";
status = "disabled";
};
--
2.17.1
Powered by blists - more mailing lists