[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ba7b5ee8-c9f0-45a1-67ec-3d1f510f6c24@gmail.com>
Date: Wed, 20 Jun 2018 06:52:09 +0200
From: Marek Vasut <marek.vasut@...il.com>
To: Richard Weinberger <richard@....at>, devicetree@...r.kernel.org
Cc: linux-kernel@...r.kernel.org, linux-mtd@...ts.infradead.org,
dinguyen@...nel.org, robh+dt@...nel.org, mark.rutland@....com,
computersforpeace@...il.com, dwmw2@...radead.org,
miquel.raynal@...tlin.com, boris.brezillon@...tlin.com,
yamada.masahiro@...ionext.com,
"See, Chin Liang" <chin.liang.see@...el.com>
Subject: Re: [PATCH] arm: dts: socfpga: denali needs nand_x_clk too
On 06/19/2018 02:07 PM, Richard Weinberger wrote:
> The denali NAND flash controller needs at least two clocks to operate,
> nand_clk and nand_x_clk.
> Since 1bb88666775e ("mtd: nand: denali: handle timing parameters by
> setup_data_interface()") nand_x_clk is used to derive timing settings.
>
> Signed-off-by: Richard Weinberger <richard@....at>
> ---
> Strictly speaking denali needs a ecc_clk too, but AFAIK such a clock
> is not present on this SoC.
> But my SoCFPGA knowledge is very limited.
>
> Thanks,
> //richard
It looks sane, but I cannot test it right now, since I'm on vacation.
I hope Dinh/Chin can jump in.
> ---
> arch/arm/boot/dts/socfpga.dtsi | 3 ++-
> 1 file changed, 2 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/socfpga.dtsi
> index 486d4e7433ed..562f7b375bbd 100644
> --- a/arch/arm/boot/dts/socfpga.dtsi
> +++ b/arch/arm/boot/dts/socfpga.dtsi
> @@ -754,7 +754,8 @@
> reg-names = "nand_data", "denali_reg";
> interrupts = <0x0 0x90 0x4>;
> dma-mask = <0xffffffff>;
> - clocks = <&nand_clk>;
> + clocks = <&nand_clk>, <&nand_x_clk>;
> + clock-names = "nand", "nand_x";
> status = "disabled";
> };
>
>
--
Best regards,
Marek Vasut
Powered by blists - more mailing lists