lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 30 Aug 2018 07:38:53 -0700 From: Christoph Hellwig <hch@...radead.org> To: Palmer Dabbelt <palmer@...ive.com> Cc: linux-riscv@...ts.infradead.org, daniel.lezcano@...aro.org, jason@...edaemon.net, ard.biesheuvel@...aro.org, marc.zyngier@....com, catalin.marinas@....com, dmitriy@...-tech.org, jeremy.linton@....com, linux-kernel@...r.kernel.org, atish.patra@....com, aou@...s.berkeley.edu, Greg KH <gregkh@...uxfoundation.org>, tglx@...utronix.de Subject: Re: [PATCH 2/8] RISC-V: Don't set cacheinfo.{physical_line_partition, attributes} On Mon, Aug 27, 2018 at 11:42:37AM -0700, Palmer Dabbelt wrote: > These are just hard coded in the RISC-V port, which doesn't make any > sense. We should probably be setting these from device tree entries > when they exist, but for now I think it's saner to just leave them all > as their default values. > > Signed-off-by: Palmer Dabbelt <palmer@...ive.com> Looks fine: Reviewed-by: Christoph Hellwig <hch@....de>
Powered by blists - more mailing lists