lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Mon, 18 May 2020 03:40:27 +0000
From:   Qiang Zhao <qiang.zhao@....com>
To:     Shawn Guo <shawnguo@...nel.org>
CC:     Leo Li <leoyang.li@....com>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [patch v2 1/2] ls1043ardb: add qe node to ls1043ardb

On Wed, Apr 29, 2020 at 04:20:51PM +0800, Shawn Guo <shawnguo@...nel.org> wrote:

> -----Original Message-----
> From: Shawn Guo <shawnguo@...nel.org>
> Sent: 2020年5月17日 22:10
> To: Qiang Zhao <qiang.zhao@....com>
> Cc: Leo Li <leoyang.li@....com>; devicetree@...r.kernel.org;
> linux-kernel@...r.kernel.org
> Subject: Re: [patch v2 1/2] ls1043ardb: add qe node to ls1043ardb
> 
> On Wed, Apr 29, 2020 at 04:20:51PM +0800, Qiang Zhao wrote:
> > From: Zhao Qiang <qiang.zhao@....com>
> >
> > Add qe node to fsl-ls1043a.dtsi and fsl-ls1043a-rdb.dts
> >
> > Signed-off-by: Zhao Qiang <qiang.zhao@....com>
> 
> Subject prefix should be like 'arm64: dts: ...'
> 
> 
> > ---
> > v2:
> > - add commit msg and drop a new blank line
> >
> >  arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts | 16 ++++++
> >  arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi    | 65
> +++++++++++++++++++++++
> >  2 files changed, 81 insertions(+)
> >
> > +			compatible = "fsl,qe", "simple-bus";
> > +			ranges = <0x0 0x0 0x2400000 0x40000>;
> > +			reg = <0x0 0x2400000 0x0 0x480>;
> > +			brg-frequency = <100000000>;
> > +			bus-frequency = <200000000>;
> > +			fsl,qe-num-riscs = <1>;
> > +			fsl,qe-num-snums = <28>;
> > +
> > +			qeic: qeic@80 {
> > +				compatible = "fsl,qe-ic";
> > +				reg = <0x80 0x80>;
> > +				#address-cells = <0>;
> > +				interrupt-controller;
> > +				#interrupt-cells = <1>;
> > +				interrupts = <0 77 0x04 0 77 0x04>;
> 
> Two identical interrupts?

Thank you for comments.

On some boards for QE, There are two different interrupts.
And On others, there is only one interrupt.
In order to make it compatible, QE interrupts used to be wrote like this.
The driver also handle the situation like this.  

Best Regards
Qiang Zhao

Powered by blists - more mailing lists