[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <DB6PR0401MB2438DEFC7410BB75B1F89E528F160@DB6PR0401MB2438.eurprd04.prod.outlook.com>
Date: Tue, 27 Oct 2020 03:14:09 +0000
From: Biwen Li <biwen.li@....com>
To: Leo Li <leoyang.li@....com>, Marc Zyngier <maz@...nel.org>,
Rasmus Villemoes <linux@...musvillemoes.dk>
CC: "Biwen Li (OSS)" <biwen.li@....nxp.com>,
"shawnguo@...nel.org" <shawnguo@...nel.org>,
"robh+dt@...nel.org" <robh+dt@...nel.org>,
"mark.rutland@....com" <mark.rutland@....com>,
"Z.q. Hou" <zhiqiang.hou@....com>,
"tglx@...utronix.de" <tglx@...utronix.de>,
"jason@...edaemon.net" <jason@...edaemon.net>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
Jiafei Pan <jiafei.pan@....com>,
Xiaobo Xie <xiaobo.xie@....com>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>
Subject: RE: [RESEND 01/11] irqchip: ls-extirq: Add LS1043A, LS1088A external
interrupt
> > -----Original Message-----
> > From: Marc Zyngier <maz@...nel.org>
> > Sent: Monday, October 26, 2020 4:23 AM
> > To: Rasmus Villemoes <linux@...musvillemoes.dk>
> > Cc: Biwen Li (OSS) <biwen.li@....nxp.com>; shawnguo@...nel.org;
> > robh+dt@...nel.org; mark.rutland@....com; Leo Li <leoyang.li@....com>;
> > Z.q. Hou <zhiqiang.hou@....com>; tglx@...utronix.de;
> > jason@...edaemon.net; devicetree@...r.kernel.org; linux-
> > kernel@...r.kernel.org; Jiafei Pan <jiafei.pan@....com>; Xiaobo Xie
> > <xiaobo.xie@....com>; linux-arm-kernel@...ts.infradead.org; Biwen Li
> > <biwen.li@....com>
> > Subject: Re: [RESEND 01/11] irqchip: ls-extirq: Add LS1043A, LS1088A
> > external interrupt
> >
> > On 2020-10-26 09:06, Rasmus Villemoes wrote:
> > > On 26/10/2020 09.44, Marc Zyngier wrote:
> > >> On 2020-10-26 08:01, Biwen Li wrote:
> > >>> From: Hou Zhiqiang <Zhiqiang.Hou@....com>
> > >>>
> > >>> Add an new IRQ chip declaration for LS1043A and LS1088A
> > >>> - compatible "fsl,ls1043a-extirq" for LS1043A, LS1046A
> > >>> - compatible "fsl,ls1088a-extirq" for LS1088A, LS208xA, LX216xA
> > >>
> > >> Three things:
> > >> - This commit message doesn't describe the bit_reverse change
> > >
> > > Yeah, please elaborate on that, as the RM for 1043 or 1046 doesn't
> > > mention anything about bit reversal for the scfg registers - they
> > > don't seem to have the utter nonsense that is SCFG_SCFGREVCR, but
> > > perhaps, instead of removing it, that has just become a hard-coded
> > > part of the IP.
> > >
> > > Also, IANAL etc., but
> > >
> > >>> +// Copyright 2019-2020 NXP
> > >
> > > really? Seems to be a bit of a stretch.
> > >
> > > At the very least, cc'ing the original author and only person to
> > > ever touch that file would have been appreciated.
> >
> > Huh. Well spotted. That's definitely not on.
> > NXP people, please talk to your legal department.
>
> We do have an internal policy to require developer adding/updating NXP
> copyright on non-trivial changes. I'm not sure if this change should be
> considered trivial, but adding copyright claim on a file without prior copyright
> claims could causing confusion like in this case. One potential solution is to
> add a more specific description on the NXP change together with the copyright
> claim. But maybe an easier solution is to add Rasmus your Copyright claim
> first if you are ok with it.
Yes, added a wrong Copyright.
>
> Regards,
> Leo
Powered by blists - more mailing lists