linux-kernel - Re: [PATCH 8/9] arm64: dts: qcom: sc7280: Add AOSS QMP node

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <dc3be32a3f8197d3138fe1ef6c24316a@codeaurora.org>
Date:   Fri, 26 Feb 2021 13:21:00 +0530
From:   Sai Prakash Ranjan <saiprakash.ranjan@...eaurora.org>
To:     Stephen Boyd <swboyd@...omium.org>
Cc:     Andy Gross <agross@...nel.org>,
        Bjorn Andersson <bjorn.andersson@...aro.org>,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org,
        Rajendra Nayak <rnayak@...eaurora.org>,
        Sibi Sankar <sibis@...eaurora.org>
Subject: Re: [PATCH 8/9] arm64: dts: qcom: sc7280: Add AOSS QMP node

On 2021-02-26 01:11, Stephen Boyd wrote:
> Quoting Sai Prakash Ranjan (2021-02-25 01:30:24)
>> Add a DT node for the AOSS QMP on SC7280 SoC.
>> 
>> Signed-off-by: Sai Prakash Ranjan <saiprakash.ranjan@...eaurora.org>
>> ---
>>  arch/arm64/boot/dts/qcom/sc7280.dtsi | 14 ++++++++++++++
>>  1 file changed, 14 insertions(+)
>> 
>> diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi 
>> b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> index 65c1e0f2fb56..cbd567ccc04e 100644
>> --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> @@ -9,6 +9,7 @@
>>  #include <dt-bindings/clock/qcom,rpmh.h>
>>  #include <dt-bindings/interrupt-controller/arm-gic.h>
>>  #include <dt-bindings/mailbox/qcom-ipcc.h>
>> +#include <dt-bindings/power/qcom-aoss-qmp.h>
>>  #include <dt-bindings/soc/qcom,rpmh-rsc.h>
>> 
>>  / {
>> @@ -368,6 +369,19 @@ pdc: interrupt-controller@...0000 {
>>                         interrupt-controller;
>>                 };
>> 
>> +               aoss_qmp: qmp@...0000 {
> 
> power-domain-controller@...0000? power-controller@...0000?
> 

Its an AOSS message RAM and all other SM* SoCs have as qmp@
and the dt binding as well, I see only SM8150 with power-controller,
that should probably be fixed?

>> +                       compatible = "qcom,sc7280-aoss-qmp";
>> +                       reg = <0 0x0c300000 0 0x100000>;
>> +                       interrupts-extended = <&ipcc IPCC_CLIENT_AOP
>> +                                                    
>> IPCC_MPROC_SIGNAL_GLINK_QMP
>> +                                                    
>> IRQ_TYPE_EDGE_RISING>;
>> +                       mboxes = <&ipcc IPCC_CLIENT_AOP
>> +                                       IPCC_MPROC_SIGNAL_GLINK_QMP>;
>> +
>> +                       #clock-cells = <0>;
>> +                       #power-domain-cells = <1>;
>> +               };
>> +
>>                 spmi_bus: qcom,spmi@...0000 {
> 
> Ick, should be spmi@
> 

Not introduced by this patch but I'll pass on the comment.

>>                         compatible = "qcom,spmi-pmic-arb";
>>                         reg = <0 0x0c440000 0 0x1100>,


Thanks,
Sai

-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a 
member
of Code Aurora Forum, hosted by The Linux Foundation