[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <163425874534.1688384.5636050222516713710@swboyd.mtv.corp.google.com>
Date: Thu, 14 Oct 2021 17:45:45 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Adrian Hunter <adrian.hunter@...el.com>,
Dmitry Osipenko <digetx@...il.com>,
Jonathan Hunter <jonathanh@...dia.com>,
Lee Jones <lee.jones@...aro.org>,
Michael Turquette <mturquette@...libre.com>,
Mikko Perttunen <mperttunen@...dia.com>,
Nishanth Menon <nm@...com>, Peter Chen <peter.chen@...nel.org>,
Peter De Schrijver <pdeschrijver@...dia.com>,
Rob Herring <robh+dt@...nel.org>,
Thierry Reding <thierry.reding@...il.com>,
Ulf Hansson <ulf.hansson@...aro.org>,
Uwe Kleine-König
<u.kleine-koenig@...gutronix.de>, Viresh Kumar <vireshk@...nel.org>
Cc: linux-kernel@...r.kernel.org, linux-tegra@...r.kernel.org,
linux-pm@...r.kernel.org, linux-usb@...r.kernel.org,
linux-staging@...ts.linux.dev, linux-pwm@...r.kernel.org,
linux-mmc@...r.kernel.org, dri-devel@...ts.freedesktop.org,
devicetree@...r.kernel.org, linux-clk@...r.kernel.org,
Mark Brown <broonie@...nel.org>,
Vignesh Raghavendra <vigneshr@...com>,
Richard Weinberger <richard@....at>,
Miquel Raynal <miquel.raynal@...tlin.com>,
Lucas Stach <dev@...xeye.de>, Stefan Agner <stefan@...er.ch>,
Mauro Carvalho Chehab <mchehab@...nel.org>,
David Heidelberg <david@...t.cz>
Subject: Re: [PATCH v12 05/35] dt-bindings: clock: tegra-car: Document new clock sub-nodes
Quoting Dmitry Osipenko (2021-10-14 17:43:49)
> 15.10.2021 03:16, Stephen Boyd пишет:
> > Quoting Dmitry Osipenko (2021-09-20 11:11:15)
> >> diff --git a/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml b/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml
> >> index 459d2a525393..f832abb7f11a 100644
> >> --- a/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml
> >> +++ b/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml
> >> @@ -42,6 +42,36 @@ properties:
> >> "#reset-cells":
> >> const: 1
> >>
> >> +patternProperties:
> >> + "^(sclk)|(pll-[cem])$":
> >> + type: object
> >> + properties:
> >> + compatible:
> >> + enum:
> >> + - nvidia,tegra20-sclk
> >> + - nvidia,tegra30-sclk
> >> + - nvidia,tegra30-pllc
> >> + - nvidia,tegra30-plle
> >> + - nvidia,tegra30-pllm
> >> +
> >> + operating-points-v2: true
> >> +
> >> + clocks:
> >> + items:
> >> + - description: node's clock
> >> +
> >> + power-domains:
> >> + maxItems: 1
> >> + description: phandle to the core SoC power domain
> >
> > Is this done to associate the power domain with a particular clk? And an
> > OPP table with a particular clk?
>
> Yes
>
Ok. Can Ulf/Viresh review this patch series?
Powered by blists - more mailing lists