| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <864aac78-d3a4-0008-345f-d210582b100e@linaro.org>
Date: Fri, 1 Jul 2022 11:06:18 +0100
From: Srinivas Kandagatla <srinivas.kandagatla@...aro.org>
To: Rob Herring <robh@...nel.org>
Cc: bjorn.andersson@...aro.org, linus.walleij@...aro.org,
krzysztof.kozlowski+dt@...aro.org, linux-arm-msm@...r.kernel.org,
linux-gpio@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/2] dt-bindings: pinctrl: qcom: Add sm8450 lpass lpi
pinctrl bindings
thanks Rob,
On 30/06/2022 22:08, Rob Herring wrote:
> On Wed, Jun 29, 2022 at 10:17:15AM +0100, Srinivas Kandagatla wrote:
>> Add device tree binding Documentation details for Qualcomm SM8450
>> LPASS(Low Power Audio Sub System) LPI(Low Power Island) pinctrl driver.
>>
>> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@...aro.org>
>> ---
>> .../qcom,sm8450-lpass-lpi-pinctrl.yaml | 138 ++++++++++++++++++
>> 1 file changed, 138 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sm8450-lpass-lpi-pinctrl.yaml
>>
>> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm8450-lpass-lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm8450-lpass-lpi-pinctrl.yaml
>> new file mode 100644
>> index 000000000000..b49d70b9ba9a
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm8450-lpass-lpi-pinctrl.yaml
>> @@ -0,0 +1,138 @@
>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>> +%YAML 1.2
>> +---
>> +$id: http://devicetree.org/schemas/pinctrl/qcom,sm8450-lpass-lpi-pinctrl.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: Qualcomm Technologies, Inc. Low Power Audio SubSystem (LPASS)
>> + Low Power Island (LPI) TLMM block
>> +
>> +maintainers:
>> + - Srinivas Kandagatla <srinivas.kandagatla@...aro.org>
>> +
>> +description: |
>> + This binding describes the Top Level Mode Multiplexer block found in the
>> + LPASS LPI IP on most Qualcomm SoCs
>> +
>> +properties:
>> + compatible:
>> + const: qcom,sm8450-lpass-lpi-pinctrl
>> +
>> + reg:
>> + minItems: 2
>> + maxItems: 2
>
> What is each entry?
These are tlmm and slew register base address.
This has been like this in previous bindings for sm8250 and sc7280 lpi
binding.
Are you suggesting that we should add a description for reg for more
clarity?
>
>> +
>> + clocks:
>> + items:
>> + - description: LPASS Core voting clock
>> + - description: LPASS Audio voting clock
>> +
>> + clock-names:
>> + items:
>> + - const: core
>> + - const: audio
>> +
>> + gpio-controller: true
>> +
>> + '#gpio-cells':
>> + description: Specifying the pin number and flags, as defined in
>> + include/dt-bindings/gpio/gpio.h
>> + const: 2
>> +
>> + gpio-ranges:
>> + maxItems: 1
>> +
>> +#PIN CONFIGURATION NODES
>> +patternProperties:
>> + '-pins$':
>> + type: object
>> + description:
>> + Pinctrl node's client devices use subnodes for desired pin configuration.
>> + Client device subnodes use below standard properties.
>> + $ref: "/schemas/pinctrl/pincfg-node.yaml"
>> +
>> + properties:
>> + pins:
>> + description:
>> + List of gpio pins affected by the properties specified in this
>> + subnode.
>> + items:
>> + oneOf:
>> + - pattern: "^gpio([0-9]|[1-9][0-9])$"
>
> Don't need oneOf with only 1.
>
I think other lpass lpi bindings need that fix too.
>> + minItems: 1
>> + maxItems: 23
>> +
>> + function:
>> + enum: [ swr_tx_clk, swr_tx_data, swr_rx_clk, swr_rx_data,
>> + dmic1_clk, dmic1_data, dmic2_clk, dmic2_data, dmic4_clk,
>> + dmic4_data, i2s2_clk, i2s2_ws, dmic3_clk, dmic3_data,
>> + qua_mi2s_sclk, qua_mi2s_ws, qua_mi2s_data, i2s1_clk, i2s1_ws,
>> + i2s1_data, wsa_swr_clk, wsa_swr_data, wsa2_swr_clk,
>> + wsa2_swr_data, i2s2_data, i2s4_ws, i2s4_clk, i2s4_data,
>> + slimbus_clk, i2s3_clk, i2s3_ws, i2s3_data, slimbus_data,
>> + ext_mclk1_c, ext_mclk1_b, ext_mclk1_a, ext_mclk1_d,
>> + ext_mclk1_e ]
>> +
>> + description:
>> + Specify the alternative function to be configured for the specified
>> + pins.
>> +
>> + drive-strength:
>> + enum: [2, 4, 6, 8, 10, 12, 14, 16]
>> + default: 2
>> + description:
>> + Selects the drive strength for the specified pins, in mA.
>> +
>> + slew-rate:
>> + enum: [0, 1, 2, 3]
>> + default: 0
>> + description: |
>> + 0: No adjustments
>> + 1: Higher Slew rate (faster edges)
>> + 2: Lower Slew rate (slower edges)
>> + 3: Reserved (No adjustments)
>
> Indent should be 2 more, not 4.
true, Will fix this in next spin.
Thanks,
Srini
>
>> +
>> + bias-pull-down: true
>> +
>> + bias-pull-up: true
>> +
>> + bias-disable: true
>> +
>> + output-high: true
>> +
>> + output-low: true
>> +
>> + required:
>> + - pins
>> + - function
>> +
>> + additionalProperties: false
>> +
>> +allOf:
>> + - $ref: "pinctrl.yaml#"
>> +
>> +required:
>> + - compatible
>> + - reg
>> + - clocks
>> + - clock-names
>> + - gpio-controller
>> + - '#gpio-cells'
>> + - gpio-ranges
>> +
>> +additionalProperties: false
>> +
>> +examples:
>> + - |
>> + #include <dt-bindings/sound/qcom,q6afe.h>
>> + lpi_tlmm: pinctrl@...0000 {
>> + compatible = "qcom,sm8450-lpass-lpi-pinctrl";
>> + reg = <0x3440000 0x20000>,
>> + <0x34d0000 0x10000>;
>> + clocks = <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>,
>> + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>;
>> + clock-names = "core", "audio";
>> + gpio-controller;
>> + #gpio-cells = <2>;
>> + gpio-ranges = <&lpi_tlmm 0 0 23>;
>> + };
>> --
>> 2.25.1
>>
>>
Powered by blists - more mailing lists