linux-kernel - RE: [PATCH] xhci-pci: Enable runtime PM on Alder Lake-N PCH xHCI controller

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Thu, 14 Jul 2022 09:06:44 +0000
From:   "Kao, Ben" <ben.kao@...el.com>
To:     Greg KH <gregkh@...uxfoundation.org>
CC:     "Nyman, Mathias" <mathias.nyman@...el.com>,
        "mathias.nyman@...ux.intel.com" <mathias.nyman@...ux.intel.com>,
        "linux-usb@...r.kernel.org" <linux-usb@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH] xhci-pci: Enable runtime PM on Alder Lake-N PCH xHCI
 controller

> From: Greg KH <gregkh@...uxfoundation.org>
> Sent: Tuesday, July 12, 2022 8:45 PM
> To: Kao, Ben <ben.kao@...el.com>
> Cc: Nyman, Mathias <mathias.nyman@...el.com>;
> mathias.nyman@...ux.intel.com; linux-usb@...r.kernel.org; linux-
> kernel@...r.kernel.org
> Subject: Re: [PATCH] xhci-pci: Enable runtime PM on Alder Lake-N PCH xHCI
> controller
> 
> On Tue, Jul 12, 2022 at 08:24:42PM +0800, Ben Kao wrote:
> > There are two Alder Lake-N xHCI host controllers with PCI IDs 0x464e
> > and 0x54ed, now we add the quirk to default enable runtime PM for
> > 0x54ed.
> >
> > Signed-off-by: Ben Kao <ben.kao@...el.com>
> > ---
> >  drivers/usb/host/xhci-pci.c | 2 ++
> >  1 file changed, 2 insertions(+)
> >
> > diff --git a/drivers/usb/host/xhci-pci.c b/drivers/usb/host/xhci-pci.c
> > index dce6c0ec8d34..44486156bd5d 100644
> > --- a/drivers/usb/host/xhci-pci.c
> > +++ b/drivers/usb/host/xhci-pci.c
> > @@ -61,6 +61,7 @@
> >  #define PCI_DEVICE_ID_INTEL_ALDER_LAKE_XHCI		0x461e
> >  #define PCI_DEVICE_ID_INTEL_ALDER_LAKE_N_XHCI
> 	0x464e
> >  #define PCI_DEVICE_ID_INTEL_ALDER_LAKE_PCH_XHCI	0x51ed
> > +#define PCI_DEVICE_ID_INTEL_ALDER_LAKE_N_PCH_XHCI	0x54ed
> 
> I think we ask this every time, but why don't we enable this for all devices
> and then only disable it for the tiny number that don't need it?
Got it, I will provide another patch to enable runtime PM by default for all
Intel devices if no one has concerns.

> 
> Why do you all force us to add this for every new device created?
> 
> thanks,
> 
> greg k-h