[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Y3TnZYjD9fZ74wOK@smile.fi.intel.com>
Date: Wed, 16 Nov 2022 15:36:37 +0200
From: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
To: Rahul Tanwar <rtanwar@...linear.com>
Cc: "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"robh@...nel.org" <robh@...nel.org>,
"tglx@...utronix.de" <tglx@...utronix.de>,
"mingo@...hat.com" <mingo@...hat.com>,
"bp@...en8.de" <bp@...en8.de>,
"dave.hansen@...ux.intel.com" <dave.hansen@...ux.intel.com>,
"x86@...nel.org" <x86@...nel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"hpa@...or.com" <hpa@...or.com>,
"alan@...rguk.ukuu.org.uk" <alan@...rguk.ukuu.org.uk>,
"dirk.brandewie@...il.com" <dirk.brandewie@...il.com>,
"grant.likely@...retlab.ca" <grant.likely@...retlab.ca>,
"sodaville@...utronix.de" <sodaville@...utronix.de>,
"devicetree-discuss@...ts.ozlabs.org"
<devicetree-discuss@...ts.ozlabs.org>,
linux-lgm-soc <linux-lgm-soc@...linear.com>
Subject: Re: [PATCH v2 2/2] x86/of: Convert & update Intel's APIC related
binding schemas
On Wed, Nov 16, 2022 at 10:52:59AM +0000, Rahul Tanwar wrote:
> On 16/11/2022 6:42 pm, Andy Shevchenko wrote:
> > On Wed, Nov 16, 2022 at 06:28:21PM +0800, Rahul Tanwar wrote:
> >> Intel's APIC family of interrupt controllers support local APIC
> >> (lapic) & I/O APIC (ioapic). Convert existing bindings for lapic
> >> & ioapic from text to YAML schema. Separate lapic & ioapic schemas.
> >>
> >> Also, update more info and newly introduced optional property for
> >> lapic to choose legacy PIC or virtual wire compatibility interrupt
> >> delivery mode.
> >
> > Conversion should be split from a new property addition.
> >
>
> Do you mean, i first update older text file with new property addition
> and then later convert it into YAML i.e. for now i just update existing
> text file with new addition and later convert them to YAML schema ? Thanks.
Patch 1: Convert to YAML (no content changes except its format)
Patch 2: Introducing a new property
Patch 3: Updating code in x86
First two must be send to the DT people and have their Acks/Rb after all.
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists