lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <CACRpkda4rmNgM9BsTph9_f_2uX6OOEjC5NZPhBL9S9zvQBLrqw@mail.gmail.com> Date: Sat, 26 Nov 2022 22:59:29 +0100 From: Linus Walleij <linus.walleij@...aro.org> To: Samuel Holland <samuel@...lland.org> Cc: Chen-Yu Tsai <wens@...e.org>, Jernej Skrabec <jernej.skrabec@...il.com>, Fabien Poussin <fabien.poussin@...il.com>, linux-arm-kernel@...ts.infradead.org, linux-gpio@...r.kernel.org, linux-kernel@...r.kernel.org, linux-sunxi@...ts.linux.dev Subject: Re: [PATCH] pinctrl: sunxi: d1: Add CAN bus pinmuxes On Sat, Nov 26, 2022 at 8:16 PM Samuel Holland <samuel@...lland.org> wrote: > From: Fabien Poussin <fabien.poussin@...il.com> > > The D1 pin controller contains muxes for two CAN buses. While the CAN > bus controllers are only documented for the T113 SoC, the pin controller > is the same across all SoC variants. > > Signed-off-by: Fabien Poussin <fabien.poussin@...il.com> > Signed-off-by: Samuel Holland <samuel@...lland.org> Patch applied so we get some linux-next rotation on this before the merge window. If someone protests, I can always pull it out. Yours, Linus Walleij
Powered by blists - more mailing lists