lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <202212151850.VBUQlR8T-lkp@intel.com>
Date:   Thu, 15 Dec 2022 18:14:12 +0800
From:   kernel test robot <lkp@...el.com>
To:     Ron Lee <ron.lee.intel@...il.com>, bhelgaas@...gle.com
Cc:     llvm@...ts.linux.dev, oe-kbuild-all@...ts.linux.dev,
        linux-kernel@...r.kernel.org, linux-pci@...r.kernel.org,
        lmajczak@...gle.com, rajatja@...gle.com,
        Ron Lee <ron.lee@...el.com>
Subject: Re: [PATCH] PCI: Fix up L1SS capability for Intel Apollolake PCIe
 bridge

Hi Ron,

Thank you for the patch! Yet something to improve:

[auto build test ERROR on helgaas-pci/next]
[also build test ERROR on helgaas-pci/for-linus linus/master v6.1 next-20221215]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]

url:    https://github.com/intel-lab-lkp/linux/commits/Ron-Lee/PCI-Fix-up-L1SS-capability-for-Intel-Apollolake-PCIe-bridge/20221215-115304
base:   https://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci.git next
patch link:    https://lore.kernel.org/r/20221215034857.9076-1-ron.lee%40intel.com
patch subject: [PATCH] PCI: Fix up L1SS capability for Intel Apollolake PCIe bridge
config: x86_64-randconfig-a012
compiler: clang version 14.0.6 (https://github.com/llvm/llvm-project f28c006a5895fc0e329fe15fead81e37457cb1d1)
reproduce (this is a W=1 build):
        wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
        chmod +x ~/bin/make.cross
        # https://github.com/intel-lab-lkp/linux/commit/e387204fff704a3f10b2f3c8841407881bbefed8
        git remote add linux-review https://github.com/intel-lab-lkp/linux
        git fetch --no-tags linux-review Ron-Lee/PCI-Fix-up-L1SS-capability-for-Intel-Apollolake-PCIe-bridge/20221215-115304
        git checkout e387204fff704a3f10b2f3c8841407881bbefed8
        # save the config file
        mkdir build_dir && cp config build_dir/.config
        COMPILER_INSTALL_PATH=$HOME/0day COMPILER=clang make.cross W=1 O=build_dir ARCH=x86_64 SHELL=/bin/bash drivers/

If you fix the issue, kindly add following tag where applicable
| Reported-by: kernel test robot <lkp@...el.com>

All errors (new ones prefixed by >>):

>> drivers/pci/quirks.c:6005:37: error: no member named 'l1ss' in 'struct pci_dev'
           pci_write_config_dword(pdev, pdev->l1ss, (0x220 << 20) | (1 << 16) | (PCI_EXT_CAP_ID_L1SS));
                                        ~~~~  ^
   drivers/pci/quirks.c:6007:44: error: no member named 'l1ss' in 'struct pci_dev'
           pci_write_config_dword(pdev, 0x150, pdev->l1ss << 20);
                                               ~~~~  ^
   2 errors generated.


vim +6005 drivers/pci/quirks.c

  5995	
  5996	static void chromeos_fixup_apl_bridge_l1ss_capability(struct pci_dev *pdev)
  5997	{
  5998		if (!dmi_match(DMI_SYS_VENDOR, "Google") ||
  5999			(!dmi_match(DMI_PRODUCT_FAMILY, "Google_Coral") &&
  6000			 !dmi_match(DMI_PRODUCT_FAMILY, "Google_Reef")))
  6001			return;
  6002	
  6003		pci_info(pdev, "Fix up L1SS Capability\n");
  6004		/* Fix up the L1SS Capability Header*/
> 6005		pci_write_config_dword(pdev, pdev->l1ss, (0x220 << 20) | (1 << 16) | (PCI_EXT_CAP_ID_L1SS));

-- 
0-DAY CI Kernel Test Service
https://01.org/lkp

View attachment "config" of type "text/plain" (164813 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ