[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <PAXPR04MB8638AD814BC6A3BFF6A822209530A@PAXPR04MB8638.eurprd04.prod.outlook.com>
Date: Mon, 10 Jul 2023 05:27:44 +0000
From: Pankaj Gupta <pankaj.gupta@....com>
To: "robh+dt@...nel.org" <robh+dt@...nel.org>,
"krzysztof.kozlowski+dt@...aro.org"
<krzysztof.kozlowski+dt@...aro.org>,
"conor+dt@...nel.org" <conor+dt@...nel.org>,
"shawnguo@...nel.org" <shawnguo@...nel.org>,
"s.hauer@...gutronix.de" <s.hauer@...gutronix.de>,
"kernel@...gutronix.de" <kernel@...gutronix.de>,
"festevam@...il.com" <festevam@...il.com>,
dl-linux-imx <linux-imx@....com>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
CC: Varun Sethi <V.Sethi@....com>
Subject: Re: [PATCH v2] arm64: dts: imx8ulp-evk: add caam jr
Hi All,
Gentle reminder. Please review this patch.
Thanks.
Pankaj
> -----Original Message-----
> From: Pankaj Gupta <pankaj.gupta@....com>
> Sent: Monday, June 26, 2023 10:17 AM
> To: robh+dt@...nel.org; krzysztof.kozlowski+dt@...aro.org;
> conor+dt@...nel.org; shawnguo@...nel.org; s.hauer@...gutronix.de;
> kernel@...gutronix.de; festevam@...il.com; dl-linux-imx <linux-
> imx@....com>; devicetree@...r.kernel.org; linux-arm-
> kernel@...ts.infradead.org; linux-kernel@...r.kernel.org
> Cc: Pankaj Gupta <pankaj.gupta@....com>; Varun Sethi <V.Sethi@....com>
> Subject: [PATCH v2] arm64: dts: imx8ulp-evk: add caam jr
>
> V2: Changed the email subject line.
> ------------------------------------------------
>
>
> Add crypto node in device tree for:
> - CAAM job-ring
>
> Signed-off-by: Varun Sethi <v.sethi@....com>
> Signed-off-by: Pankaj Gupta <pankaj.gupta@....com>
> ---
> arch/arm64/boot/dts/freescale/imx8ulp.dtsi | 32
> ++++++++++++++++++++++
> 1 file changed, 32 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
> b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
> index 32193a43ff49..ce8de81cac9a 100644
> --- a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
> @@ -207,6 +207,38 @@ pcc3: clock-controller@...d0000 {
> #reset-cells = <1>;
> };
>
> + crypto: crypto@...e0000 {
> + compatible = "fsl,sec-v4.0";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + reg = <0x292e0000 0x10000>;
> + ranges = <0 0x292e0000 0x10000>;
> +
> + sec_jr0: jr@...0 {
> + compatible = "fsl,sec-v4.0-job-ring";
> + reg = <0x1000 0x1000>;
> + interrupts = <GIC_SPI 82
> IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + sec_jr1: jr@...0 {
> + compatible = "fsl,sec-v4.0-job-ring";
> + reg = <0x2000 0x1000>;
> + interrupts = <GIC_SPI 82
> IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + sec_jr2: jr@...0 {
> + compatible = "fsl,sec-v4.0-job-ring";
> + reg = <0x3000 0x1000>;
> + interrupts = <GIC_SPI 82
> IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + sec_jr3: jr@...0 {
> + compatible = "fsl,sec-v4.0-job-ring";
> + reg = <0x4000 0x1000>;
> + interrupts = <GIC_SPI 82
> IRQ_TYPE_LEVEL_HIGH>;
> + };
> + };
> +
> tpm5: tpm@...40000 {
> compatible = "fsl,imx8ulp-tpm", "fsl,imx7ulp-
> tpm";
> reg = <0x29340000 0x1000>;
> --
> 2.34.1
Powered by blists - more mailing lists