lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Mon, 21 Aug 2023 16:56:21 +0800
From:   Like Xu <like.xu.linux@...il.com>
To:     Jinrong Liang <ljr.kernel@...il.com>
Cc:     Paolo Bonzini <pbonzini@...hat.com>,
        David Matlack <dmatlack@...gle.com>,
        Aaron Lewis <aaronlewis@...gle.com>,
        Vitaly Kuznetsov <vkuznets@...hat.com>,
        Wanpeng Li <wanpengli@...cent.com>,
        Jinrong Liang <cloudliang@...cent.com>, kvm@...r.kernel.org,
        linux-kernel@...r.kernel.org,
        Sean Christopherson <seanjc@...gle.com>,
        Jim Mattson <jmattson@...gle.com>
Subject: Re: [PATCH v3 02/11] KVM: selftests: Add pmu.h for PMU events and
 common masks

On 14/8/2023 7:50 pm, Jinrong Liang wrote:
> +#define ARCH_PERFMON_EVENTSEL_EDGE		BIT_ULL(18)
> +#define ARCH_PERFMON_EVENTSEL_PIN_CONTROL	BIT_ULL(19)
> +#define ARCH_PERFMON_EVENTSEL_INT		BIT_ULL(20)
> +#define ARCH_PERFMON_EVENTSEL_ANY		BIT_ULL(21)
> +#define ARCH_PERFMON_EVENTSEL_ENABLE		BIT_ULL(22)
> +#define ARCH_PERFMON_EVENTSEL_INV		BIT_ULL(23)
> +#define ARCH_PERFMON_EVENTSEL_CMASK		GENMASK_ULL(31, 24)

Could you write more test cases to cover all EVENTSEL bits including ENABLE bit ?

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ