[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1136bf59-3ecb-db33-6dd6-eeca7fb8accc@quicinc.com>
Date: Tue, 22 Aug 2023 17:16:40 +0530
From: Imran Shaik <quic_imrashai@...cinc.com>
To: Konrad Dybcio <konrad.dybcio@...aro.org>,
Andy Gross <agross@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Bjorn Andersson <andersson@...nel.org>
CC: Taniya Das <quic_tdas@...cinc.com>,
<linux-arm-msm@...r.kernel.org>, <linux-clk@...r.kernel.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
Ajit Pandey <quic_ajipan@...cinc.com>,
Jagadeesh Kona <quic_jkona@...cinc.com>
Subject: Re: [PATCH 3/4] clk: qcom: Add ECPRICC driver support for QDU1000 and
QRU1000
On 8/10/2023 1:31 AM, Konrad Dybcio wrote:
> On 8.08.2023 07:14, Imran Shaik wrote:
>> Add ECPRI Clock Controller (ECPRICC) support for QDU1000 and QRU1000 SoCs.
>>
>> Signed-off-by: Imran Shaik <quic_imrashai@...cinc.com>
>> ---
> Please ensure inline hex is lowercase
>
Sure, will update all the hex values in lowercase and push another series.
> No GDSCs in this clock controller?
>
> Konrad
There are no GDSCs in this clock controller.
Thanks,
Imran
Powered by blists - more mailing lists