[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <mhng-78b77d96-e318-45f5-9032-4a1bee73afcd@palmer-ri-x1c9a>
Date: Wed, 20 Dec 2023 07:15:53 -0800 (PST)
From: Palmer Dabbelt <palmer@...belt.com>
To: Conor Dooley <conor@...nel.org>
CC: michal.simek@....com, linux-kernel@...r.kernel.org, monstr@...str.eu,
michal.simek@...inx.com, git@...inx.com, aou@...s.berkeley.edu, krzysztof.kozlowski+dt@...aro.org,
Paul Walmsley <paul.walmsley@...ive.com>, robh+dt@...nel.org, devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org
Subject: Re: [PATCH] dt-bindings: riscv: cpus: Add AMD MicroBlaze V compatible
On Thu, 09 Nov 2023 09:15:09 PST (-0800), Conor Dooley wrote:
> On Mon, Nov 06, 2023 at 12:37:47PM +0100, Michal Simek wrote:
>> MicroBlaze V is new AMD/Xilinx soft-core 32bit RISC-V processor IP.
>> It is hardware compatible with classic MicroBlaze processor.
>>
>> Signed-off-by: Michal Simek <michal.simek@....com>
>
> Acked-by: Conor Dooley <conor.dooley@...rochip.com>
> I thought I had already done so, but must have forgot to actually send
> the email.
Conor asked me to pick it up, it's over staged for testing. Pretty much
no chance it fails anything, so should show up on for-next soon.
>
> Cheers,
> Conor.
>
>> ---
>>
>> Documentation/devicetree/bindings/riscv/cpus.yaml | 1 +
>> 1 file changed, 1 insertion(+)
>>
>> diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml
>> index 97e8441eda1c..7b077af62b27 100644
>> --- a/Documentation/devicetree/bindings/riscv/cpus.yaml
>> +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml
>> @@ -32,6 +32,7 @@ properties:
>> oneOf:
>> - items:
>> - enum:
>> + - amd,mbv32
>> - andestech,ax45mp
>> - canaan,k210
>> - sifive,bullet0
>> --
>> 2.36.1
>>
Powered by blists - more mailing lists