[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <7e118d89-3b7a-4e13-b3de-2acfbf712ad5@intel.com>
Date: Mon, 26 Feb 2024 09:57:53 +0800
From: Yin Fengwei <fengwei.yin@...el.com>
To: Paolo Bonzini <pbonzini@...hat.com>, Dave Hansen <dave.hansen@...el.com>
CC: <linux-kernel@...r.kernel.org>, <kvm@...r.kernel.org>, Zixi Chen
<zixchen@...hat.com>, Adam Dunlap <acdunlap@...gle.com>, "Kirill A .
Shutemov" <kirill.shutemov@...ux.intel.com>, Xiaoyao Li
<xiaoyao.li@...el.com>, Kai Huang <kai.huang@...el.com>, Dave Hansen
<dave.hansen@...ux.intel.com>, Thomas Gleixner <tglx@...utronix.de>, "Ingo
Molnar" <mingo@...nel.org>, <x86@...nel.org>, <stable@...r.kernel.org>
Subject: Re: [PATCH v2 0/2] x86/cpu: fix invalid MTRR mask values for SEV or
TME
On 2/23/24 02:08, Paolo Bonzini wrote:
> On Thu, Feb 22, 2024 at 7:07 PM Dave Hansen <dave.hansen@...el.com> wrote:
>>> Ping, in the end are we applying these patches for either 6.8 or 6.9?
>>
>> Let me poke at them and see if we can stick them in x86/urgent early
>> next week. They do fix an actual bug that's biting people, right?
>
> Yes, I have gotten reports of {Sapphire,Emerald} Rapids machines that
> don't boot at all without either these patches or
> "disable_mtrr_cleanup".
We tried platform other than Sapphire and Emerald. This patchset can fix
boot issues on that platform also.
Regards
Yin, Fengwei
>
> Paolo
>
>
Powered by blists - more mailing lists