[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d4c03f3b-a8ce-44bd-8897-8a2f276dede6@sirena.org.uk>
Date: Tue, 14 May 2024 10:02:17 +0100
From: Mark Brown <broonie@...nel.org>
To: Andy Shevchenko <andy.shevchenko@...il.com>
Cc: Linus Walleij <linus.walleij@...aro.org>,
Patrick Rudolph <patrick.rudolph@...ements.com>,
naresh.solanki@...ements.com, linux-gpio@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] pinctrl: cy8c95x0: Cache muxed registers
On Tue, May 14, 2024 at 11:55:06AM +0300, Andy Shevchenko wrote:
> It's about introducing pages of virtual registers (from regmap p.o.v.)
> to access the banks of selectable registers. The cache most likely
> will be the same, i.e. MAPPLE_TREE.
If there's paging of registers then regmap supports this with the ranges
feature, you can tell regmap where the window is in the physical
register map and which register to use to switch pages and have regmap
export the underlying registers as a linear range of virtual registers.
Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)
Powered by blists - more mailing lists