| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <def2fd41-371a-4b2a-925d-81b149aaae01@kernel.org> Date: Tue, 28 May 2024 15:19:30 +0300 From: Roger Quadros <rogerq@...nel.org> To: Siddharth Vadapalli <s-vadapalli@...com>, nm@...com, vigneshr@...com, afd@...com, kristo@...nel.org, robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org Cc: devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, u-kumar1@...com, danishanwar@...com, srk@...com Subject: Re: [PATCH v3 4/7] arm64: dts: ti: k3-serdes: Add Serdes1 lane-muxing macros for J722S On 24/05/2024 12:05, Siddharth Vadapalli wrote: > The Serdes1 instance of the Serdes on J722S SoC is a single lane Serdes > that is muxed across PCIe and CPSW. Define the lane-muxing macros to be > used as the idle state values. > > Signed-off-by: Siddharth Vadapalli <s-vadapalli@...com> > --- > Current patch is v1. No changelog. > > arch/arm64/boot/dts/ti/k3-serdes.h | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/arch/arm64/boot/dts/ti/k3-serdes.h b/arch/arm64/boot/dts/ti/k3-serdes.h > index e6a036a4e70b..ef3606068140 100644 > --- a/arch/arm64/boot/dts/ti/k3-serdes.h > +++ b/arch/arm64/boot/dts/ti/k3-serdes.h > @@ -206,4 +206,7 @@ > #define J722S_SERDES0_LANE0_USB 0x0 > #define J722S_SERDES0_LANE0_QSGMII_LANE2 0x1 > > +#define J722S_SERDES1_LANE0_PCIE0_LANE0 0x0 > +#define J722S_SERDES1_LANE0_QSGMII_LANE1 0x1 > + Maybe this one patch can deal with both USB and PCIE0 additions to this file and could be moved earlier in the series. > #endif /* DTS_ARM64_TI_K3_SERDES_H */ -- cheers, -roger
Powered by blists - more mailing lists