linux-kernel - Re: [PATCH] arm64: dts: qcom: qdu1000: Add secure qfprom node

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <cf6f8b58-858a-1000-2f23-9e91c16e1c9a@quicinc.com>
Date: Tue, 11 Jun 2024 15:11:08 +0530
From: Komal Bajaj <quic_kbajaj@...cinc.com>
To: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
CC: Bjorn Andersson <andersson@...nel.org>,
        Konrad Dybcio
	<konrad.dybcio@...aro.org>,
        Rob Herring <robh@...nel.org>,
        Krzysztof
 Kozlowski <krzk+dt@...nel.org>,
        Conor Dooley <conor+dt@...nel.org>, <linux-arm-msm@...r.kernel.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] arm64: dts: qcom: qdu1000: Add secure qfprom node



On 6/7/2024 5:22 PM, Dmitry Baryshkov wrote:
> On Fri, Jun 07, 2024 at 05:04:45PM +0530, Komal Bajaj wrote:
>> Add secure qfprom node and also add properties for multi channel
>> DDR. This will be required for LLCC driver to pick the correct
>> LLCC configuration.
> 
> 
> 'will be' or 'is' ?

Sure, will update like that.

Thanks
Komal

> 
>>
>> Signed-off-by: Komal Bajaj <quic_kbajaj@...cinc.com>
>> ---
>>   arch/arm64/boot/dts/qcom/qdu1000.dtsi | 15 +++++++++++++++
>>   1 file changed, 15 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/qcom/qdu1000.dtsi b/arch/arm64/boot/dts/qcom/qdu1000.dtsi
>> index 7a77f7a55498..d8df1bab63d5 100644
>> --- a/arch/arm64/boot/dts/qcom/qdu1000.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/qdu1000.dtsi
>> @@ -1584,6 +1584,21 @@ system-cache-controller@...00000 {
>>   			reg-names = "llcc0_base",
>>   				    "llcc_broadcast_base";
>>   			interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
>> +
>> +			nvmem-cell-names = "multi-chan-ddr";
>> +			nvmem-cells = <&multi_chan_ddr>;
>> +		};
>> +
>> +		sec_qfprom: efuse@...c8000 {
>> +			compatible = "qcom,qdu1000-sec-qfprom", "qcom,sec-qfprom";
>> +			reg = <0 0x221c8000 0 0x1000>;
>> +			#address-cells = <1>;
>> +			#size-cells = <1>;
>> +
>> +			multi_chan_ddr: multi-chan-ddr@12b {
>> +				reg = <0x12b 0x1>;
>> +				bits = <0 2>;
>> +			};
>>   		};
>>   	};
>>
>> --
>> 2.42.0
>>
>