[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <202410230141.3xLvkclt-lkp@intel.com>
Date: Wed, 23 Oct 2024 02:09:17 +0800
From: kernel test robot <lkp@...el.com>
To: "Peng Fan (OSS)" <peng.fan@....nxp.com>,
Abel Vesa <abelvesa@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, Shawn Guo <shawnguo@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
Fabio Estevam <festevam@...il.com>,
Aisheng Dong <aisheng.dong@....com>
Cc: oe-kbuild-all@...ts.linux.dev, linux-clk@...r.kernel.org,
imx@...ts.linux.dev, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, Peng Fan <peng.fan@....com>
Subject: Re: [PATCH v2 1/4] clk: imx: lpcg-scu: SW workaround for errata
(e10858)
Hi Peng,
kernel test robot noticed the following build warnings:
[auto build test WARNING on d61a00525464bfc5fe92c6ad713350988e492b88]
url: https://github.com/intel-lab-lkp/linux/commits/Peng-Fan-OSS/clk-imx-lpcg-scu-SW-workaround-for-errata-e10858/20241018-175440
base: d61a00525464bfc5fe92c6ad713350988e492b88
patch link: https://lore.kernel.org/r/20241018-imx-clk-v1-v2-1-92c0b66ca970%40nxp.com
patch subject: [PATCH v2 1/4] clk: imx: lpcg-scu: SW workaround for errata (e10858)
config: arm64-randconfig-r061-20241022 (https://download.01.org/0day-ci/archive/20241023/202410230141.3xLvkclt-lkp@intel.com/config)
compiler: aarch64-linux-gcc (GCC) 14.1.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20241023/202410230141.3xLvkclt-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@...el.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202410230141.3xLvkclt-lkp@intel.com/
All warnings (new ones prefixed by >>):
drivers/clk/imx/clk-lpcg-scu.c: In function 'lpcg_e10858_writel':
>> drivers/clk/imx/clk-lpcg-scu.c:49:13: warning: variable 'reg1' set but not used [-Wunused-but-set-variable]
49 | u32 reg1;
| ^~~~
vim +/reg1 +49 drivers/clk/imx/clk-lpcg-scu.c
45
46 /* e10858 -LPCG clock gating register synchronization errata */
47 static void lpcg_e10858_writel(unsigned long rate, void __iomem *reg, u32 val)
48 {
> 49 u32 reg1;
50
51 writel(val, reg);
52
53 if (rate >= 24 * HZ_PER_MHZ || rate == 0) {
54 /*
55 * The time taken to access the LPCG registers from the AP core
56 * through the interconnect is longer than the minimum delay
57 * of 4 clock cycles required by the errata.
58 * Adding a readl will provide sufficient delay to prevent
59 * back-to-back writes.
60 */
61 reg1 = readl(reg);
62 } else {
63 /*
64 * For clocks running below 24MHz, wait a minimum of
65 * 4 clock cycles.
66 */
67 ndelay(4 * (DIV_ROUND_UP(1000 * HZ_PER_MHZ, rate)));
68 }
69 }
70
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
Powered by blists - more mailing lists