[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <ebj26gfkaypgtvi7o2ab3mfvcgc7yk4scdoxroftlp7lnx3xix@p3nnfiva3hdm>
Date: Thu, 9 Jan 2025 10:09:51 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Xukai Wang <kingxukai@...omail.com>
Cc: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>,
Paul Walmsley <paul.walmsley@...ive.com>, Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>, linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org,
Troy Mitchell <TroyMitchell988@...il.com>
Subject: Re: [PATCH v2 3/3] riscv: dts: canaan: Add clock initial support for
K230
On Wed, Jan 08, 2025 at 07:53:09PM +0800, Xukai Wang wrote:
> This patch provides basic support for the K230 clock, which does not
> cover all clocks.
>
> The clock tree of the K230 SoC consists of OSC24M,
> PLLs and sysclk.
>
> Co-developed-by: Troy Mitchell <TroyMitchell988@...il.com>
> Signed-off-by: Troy Mitchell <TroyMitchell988@...il.com>
> Signed-off-by: Xukai Wang <kingxukai@...omail.com>
> ---
> arch/riscv/boot/dts/canaan/k230.dtsi | 27 +++++++++++++++++++++++++++
> 1 file changed, 27 insertions(+)
>
> diff --git a/arch/riscv/boot/dts/canaan/k230.dtsi b/arch/riscv/boot/dts/canaan/k230.dtsi
> index 95c1a3d8fb1192e30113d96d3e96329545bc6ae7..c407471af3daac154e0fbdd377d57ea3ff4698e1 100644
> --- a/arch/riscv/boot/dts/canaan/k230.dtsi
> +++ b/arch/riscv/boot/dts/canaan/k230.dtsi
> @@ -3,6 +3,7 @@
> * Copyright (C) 2024 Yangyu Chen <cyy@...self.name>
> */
>
> +#include <dt-bindings/clock/k230-clk.h>
> #include <dt-bindings/interrupt-controller/irq.h>
>
> /dts-v1/;
> @@ -65,6 +66,13 @@ apb_clk: apb-clk-clock {
> #clock-cells = <0>;
> };
>
> + osc24m: clock-24m {
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + clock-frequency = <24000000>;
> + clock-output-names = "osc24m";
> + };
> +
> soc {
> compatible = "simple-bus";
> interrupt-parent = <&plic>;
> @@ -138,5 +146,24 @@ uart4: serial@...04000 {
> reg-shift = <2>;
> status = "disabled";
> };
> +
> + sysclk: clock-controller@...00000 {
Does not look like placed in correct order.
> + compatible = "canaan,k230-clk";
> + reg = <0x0 0x91102000 0x0 0x1000>, <0x0 0x91100000 0x0 0x1000>;
> + clocks = <&osc24m>;
> + #clock-cells = <1>;
> + clock-output-names =
Unnecessary blank line
> + "CPU0_ACLK", "CPU0_PLIC", "CPU0_NOC_DDRCP4", "CPU0_PCLK",
Messed indentation/alignment. See DTS coding style.
Best regards,
Krzysztof
Powered by blists - more mailing lists