linux-kernel - Re: [PATCH v2 05/10] arm64: dts: imx8mp: Add i.MX8M Plus OCOTP disable fuse definitions

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <Z6YliptvK/T8TBBv@lizhi-Precision-Tower-5810>
Date: Fri, 7 Feb 2025 10:23:54 -0500
From: Frank Li <Frank.li@....com>
To: Alexander Stein <alexander.stein@...tq-group.com>
Cc: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>, Shawn Guo <shawnguo@...nel.org>,
	Sascha Hauer <s.hauer@...gutronix.de>,
	Pengutronix Kernel Team <kernel@...gutronix.de>,
	Fabio Estevam <festevam@...il.com>,
	Srinivas Kandagatla <srinivas.kandagatla@...aro.org>,
	devicetree@...r.kernel.org, imx@...ts.linux.dev,
	linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 05/10] arm64: dts: imx8mp: Add i.MX8M Plus OCOTP
 disable fuse definitions

On Fri, Feb 07, 2025 at 09:36:10AM +0100, Alexander Stein wrote:
> These definitions define the location of corresponding disable bits
> in OCOTP peripheral.
>
> Signed-off-by: Alexander Stein <alexander.stein@...tq-group.com>

Reviewed-by: Frank Li <Frank.Li@....com>
> ---
>  arch/arm64/boot/dts/freescale/imx8mp-ocotp.h | 42 ++++++++++++++++++++
>  1 file changed, 42 insertions(+)
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-ocotp.h
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-ocotp.h b/arch/arm64/boot/dts/freescale/imx8mp-ocotp.h
> new file mode 100644
> index 0000000000000..c9f49c61f3656
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-ocotp.h
> @@ -0,0 +1,42 @@
> +// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
> +/*
> + * Copyright (c) 2025 TQ-Systems GmbH <linux@...tq-group.com>,
> + * D-82229 Seefeld, Germany.
> + * Author: Alexander Stein
> + */
> +
> +#ifndef __DTS_IMX8MP_OCOTP_H
> +#define __DTS_IMX8MP_OCOTP_H
> +
> +/*
> + * The OCOTP is a tuple of
> + * <fuse_addr fuse_bit_offset>
> + */
> +
> +#define IMX8MP_OCOTP_M7_DISABLE			16 21
> +#define IMX8MP_OCOTP_VPU_G1_DISABLE		16 24
> +#define IMX8MP_OCOTP_VPU_G2_DISABLE		16 25
> +#define IMX8MP_OCOTP_CAN_DISABLE		16 28
> +#define IMX8MP_OCOTP_CAN_FD_DISABLE		16 29
> +#define IMX8MP_OCOTP_VPU_VC8000E_DISABLE	16 30
> +#define IMX8MP_OCOTP_IMG_ISP1_DISABLE		20 0
> +#define IMX8MP_OCOTP_IMG_ISP2_DISABLE		20 1
> +#define IMX8MP_OCOTP_IMG_DEWARP_DISABLE		20 2
> +#define IMX8MP_OCOTP_NPU_DISABLE		20 3
> +#define IMX8MP_OCOTP_AUDIO_PROCESSOR_DISABLE	20 4
> +#define IMX8MP_OCOTP_ASRC_DISABLE		20 5
> +#define IMX8MP_OCOTP_GPU2_DISABLE		20 6
> +#define IMX8MP_OCOTP_GPU3_DISABLE		20 7
> +#define IMX8MP_OCOTP_USB1_DISABLE		20 8
> +#define IMX8MP_OCOTP_USB2_DISABLE		20 9
> +#define IMX8MP_OCOTP_PCIE1_DISABLE		20 11
> +#define IMX8MP_OCOTP_ENET1_DISABLE		20 13
> +#define IMX8MP_OCOTP_ENET2_DISABLE		20 14
> +#define IMX8MP_OCOTP_MIPI_CSI1_DISABLE		20 15
> +#define IMX8MP_OCOTP_MIPI_CSI2_DISABLE		20 16
> +#define IMX8MP_OCOTP_MIPI_DSI1_DISABLE		20 17
> +#define IMX8MP_OCOTP_LVDS1_DISABLE		20 19
> +#define IMX8MP_OCOTP_LVDS2_DISABLE		20 20
> +#define IMX8MP_OCOTP_EARC_RX_DISABLE		20 30
> +
> +#endif /* __DTS_IMX8MP_OCOTP_H */
> --
> 2.34.1
>