[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <162eef45-3740-4197-adf4-8f20850b332c@kernel.org>
Date: Wed, 12 Feb 2025 16:31:53 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: niravkumar.l.rabara@...el.com, Dinh Nguyen <dinguyen@...nel.org>,
Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, nirav.rabara@...era.com,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: stable@...r.kernel.org
Subject: Re: [PATCH] arm64: dts: socfpga: agilex5: fix gpio0 address
On 12/02/2025 11:01, niravkumar.l.rabara@...el.com wrote:
> From: Niravkumar L Rabara <niravkumar.l.rabara@...el.com>
>
> Fix gpio0 controller address for Agilex5.
How do you fix it exactly?
>
> Fixes: 3f7c869e143a ("arm64: dts: socfpga: agilex5: Add gpio0 node and spi dma handshake id")
> Cc: stable@...r.kernel.org
> Signed-off-by: Niravkumar L Rabara <niravkumar.l.rabara@...el.com>
> ---
> arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi b/arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi
> index 51c6e19e40b8..9e4ef24c8318 100644
> --- a/arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi
> +++ b/arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi
> @@ -222,7 +222,7 @@ i3c1: i3c@...a1000 {
> status = "disabled";
> };
>
> - gpio0: gpio@...03200 {
> + gpio0: gpio@...03200 {
I see now warning. Are you sure you tested it according to
maintainer-soc-clean-dts profile?
> compatible = "snps,dw-apb-gpio";
> reg = <0xffc03200 0x100>;
> #address-cells = <1>;
Best regards,
Krzysztof
Powered by blists - more mailing lists