linux-kernel - Re: [PATCH v2 0/2] Add support to scale DDR and L3 on SA8775P

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <e6862fb0-c015-4019-8803-fa7b7676521f@quicinc.com>
Date: Mon, 17 Mar 2025 11:30:13 +0530
From: Jagadeesh Kona <quic_jkona@...cinc.com>
To: Bjorn Andersson <andersson@...nel.org>,
        Konrad Dybcio
	<konradybcio@...nel.org>, Rob Herring <robh@...nel.org>,
        Krzysztof Kozlowski
	<krzk+dt@...nel.org>,
        Conor Dooley <conor+dt@...nel.org>
CC: Ajit Pandey <quic_ajipan@...cinc.com>,
        Imran Shaik
	<quic_imrashai@...cinc.com>,
        Taniya Das <quic_tdas@...cinc.com>,
        "Satya Priya
 Kakitapalli" <quic_skakitap@...cinc.com>,
        <linux-arm-msm@...r.kernel.org>, <devicetree@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>,
        "Shivnandan
 Kumar" <quic_kshivnan@...cinc.com>,
        Raviteja Laggyshetty
	<quic_rlaggysh@...cinc.com>
Subject: Re: [PATCH v2 0/2] Add support to scale DDR and L3 on SA8775P



On 3/17/2025 8:25 AM, Bjorn Andersson wrote:
> 
> On Tue, 12 Nov 2024 18:14:10 +0530, Jagadeesh Kona wrote:
>> Add support to scale DDR and L3 frequencies
>> based on CPU frequencies on Qualcomm SA8775P
>> platform. Also add LMH interrupts in cpufreq_hw
>> node to indicate if there is any thermal throttle.
>>
>> The changes in this series are dependent on below series changes:
>> https://lore.kernel.org/all/20241112075826.28296-1-quic_rlaggysh@quicinc.com/
>>
>> [...]
> 
> Applied, thanks!
> 
> [1/2] arm64: dts: qcom: sa8775p: Add CPU OPP tables to scale DDR/L3
>       (no commit info)

Hi Bjorn, I am not sure if above DDR/L3 scaling commit is picked here, but as per
our earlier discussion[1], I have included the above patch in the dependent
interconnect series[2].

Above DDR/L3 scaling patch cannot be picked alone without interconnect changes, as it
will lead to compilation errors.

[1]: https://lore.kernel.org/all/d649eac7-c9bb-48f9-a5d7-758688b85107@quicinc.com/
[2]: https://lore.kernel.org/all/20250227155213.404-1-quic_rlaggysh@quicinc.com/

Thanks,
Jagadeesh

> [2/2] arm64: dts: qcom: sa8775p: Add LMH interrupts for cpufreq_hw node
>       commit: cc13a858a79d8c5798a99e8cde677ea36272a5a0
> 
> Best regards,