[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <2025042553-skinless-magazine-6cb9@gregkh>
Date: Fri, 25 Apr 2025 13:45:04 +0200
From: Greg KH <gregkh@...uxfoundation.org>
To: Rengarajan S <rengarajan.s@...rochip.com>
Cc: kumaravel.thiagarajan@...rochip.com,
tharunkumar.pasumarthi@...rochip.com, jirislaby@...nel.org,
linux-serial@...r.kernel.org, linux-kernel@...r.kernel.org,
unglinuxdriver@...rochip.com
Subject: Re: [PATCH v2 tty-next] 8250: microchip: pci1xxxx: Add PCIe Hot
reset disable support for Rev C0 and later devices
On Thu, Apr 24, 2025 at 09:29:13AM +0530, Rengarajan S wrote:
> Systems that issue PCIe hot reset requests during a suspend/resume
> cycle cause PCI1XXXX device revisions prior to C0 to get its UART
> configuration registers reset to hardware default values. This results
> in device inaccessibility and data transfer failures. Starting with
> Revision C0, support was added in the device hardware (via the Hot
> Reset Disable Bit) to allow resetting only the PCIe interface and its
> associated logic, but preserving the UART configuration during a hot
> reset. This patch enables the hot reset disable feature during suspend/
> resume for C0 and later revisions of the device.
>
> v2
> Retained the original writel and simplified the hot reset condition
> v1
> Initial Commit.
>
> Signed-off-by: Rengarajan S <rengarajan.s@...rochip.com>
> ---
> drivers/tty/serial/8250/8250_pci1xxxx.c | 10 ++++++++++
> 1 file changed, 10 insertions(+)
>
> diff --git a/drivers/tty/serial/8250/8250_pci1xxxx.c b/drivers/tty/serial/8250/8250_pci1xxxx.c
> index e9c51d4e447d..61849312393b 100644
> --- a/drivers/tty/serial/8250/8250_pci1xxxx.c
> +++ b/drivers/tty/serial/8250/8250_pci1xxxx.c
> @@ -115,6 +115,7 @@
>
> #define UART_RESET_REG 0x94
> #define UART_RESET_D3_RESET_DISABLE BIT(16)
> +#define UART_RESET_HOT_RESET_DISABLE BIT(17)
You forgot to use tabs here :(
Powered by blists - more mailing lists