[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <aCUyQbDj6pDdRYuL@ishi>
Date: Thu, 15 May 2025 09:16:01 +0900
From: William Breathitt Gray <wbg@...nel.org>
To: Fabrice Gasnier <fabrice.gasnier@...s.st.com>
Cc: jic23@...nel.org, alexandre.torgue@...s.st.com, lee@...nel.org,
robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
catalin.marinas@....com, will@...nel.org,
devicetree@...r.kernel.org,
linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-iio@...r.kernel.org, linux-pwm@...r.kernel.org,
olivier.moysan@...s.st.com, ukleinek@...nel.org
Subject: Re: [PATCH v3 3/8] counter: stm32-timer-cnt: add support for
stm32mp25
On Wed, May 14, 2025 at 11:30:14AM +0200, Fabrice Gasnier wrote:
> On 1/10/25 10:19, Fabrice Gasnier wrote:
> > Add support for STM32MP25 SoC. There are new counter modes that may be
> > implemented in later. Still, use newly introduced compatible to handle
> > this new HW variant and avoid being blocked with existing compatible
> > in SoC dtsi file. Modes supported currently still remains compatible.
> > New timer 20 has encoder capability, add it to the list.
> >
> > Acked-by: William Breathitt Gray <wbg@...nel.org>
> > Signed-off-by: Fabrice Gasnier <fabrice.gasnier@...s.st.com>
> > ---
> > drivers/counter/stm32-timer-cnt.c | 7 +++++--
> > 1 file changed, 5 insertions(+), 2 deletions(-)
>
> Hi,
>
> The first patches of this series have been merged.
>
> I'm not sure who shall pick this one ? (I think there's no dependency).
> Or do I need to resend it separately ?
>
> Please advise,
> BR,
> Fabrice
I don't know if anyone has already picked up this patch, but I'll take
it through the counter tree regardless. No need to resend.
Thanks,
William Breathitt Gray
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists