[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <54b36b37-c1a6-4e1b-842d-a1d4872da180@oss.qualcomm.com>
Date: Wed, 30 Jul 2025 21:34:06 +0530
From: Akhil P Oommen <akhilpo@....qualcomm.com>
To: Neil Armstrong <neil.armstrong@...aro.org>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>
Cc: linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64: dts: qcom: sm8650: Add ACD levels for GPU
On 7/29/2025 8:10 PM, Neil Armstrong wrote:
> Update GPU node to include acd level values.
>
> Signed-off-by: Neil Armstrong <neil.armstrong@...aro.org>
Reviewed-by: Akhil P Oommen <akhilpo@....qualcomm.com>
-Akhil.
> ---
> arch/arm64/boot/dts/qcom/sm8650.dtsi | 14 +++++++++++++-
> 1 file changed, 13 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qcom/sm8650.dtsi
> index 495ea9bfd008500dd2c9f46ceca94cf5f972beca..4cd933219ce008bd1c603c87778e210b6332e29c 100644
> --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi
> @@ -4127,72 +4127,84 @@ zap-shader {
>
> /* Speedbin needs more work on A740+, keep only lower freqs */
> gpu_opp_table: opp-table {
> - compatible = "operating-points-v2";
> + compatible = "operating-points-v2-adreno",
> + "operating-points-v2";
>
> opp-231000000 {
> opp-hz = /bits/ 64 <231000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D2>;
> opp-peak-kBps = <2136718>;
> + qcom,opp-acd-level = <0xc82f5ffd>;
> };
>
> opp-310000000 {
> opp-hz = /bits/ 64 <310000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D1>;
> opp-peak-kBps = <2136718>;
> + qcom,opp-acd-level = <0xc82c5ffd>;
> };
>
> opp-366000000 {
> opp-hz = /bits/ 64 <366000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D0>;
> opp-peak-kBps = <6074218>;
> + qcom,opp-acd-level = <0xc02e5ffd>;
> };
>
> opp-422000000 {
> opp-hz = /bits/ 64 <422000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
> opp-peak-kBps = <8171875>;
> + qcom,opp-acd-level = <0xc02d5ffd>;
> };
>
> opp-500000000 {
> opp-hz = /bits/ 64 <500000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_L1>;
> opp-peak-kBps = <8171875>;
> + qcom,opp-acd-level = <0xc02a5ffd>;
> };
>
> opp-578000000 {
> opp-hz = /bits/ 64 <578000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
> opp-peak-kBps = <8171875>;
> + qcom,opp-acd-level = <0x882c5ffd>;
> };
>
> opp-629000000 {
> opp-hz = /bits/ 64 <629000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_SVS_L0>;
> opp-peak-kBps = <10687500>;
> + qcom,opp-acd-level = <0x882a5ffd>;
> };
>
> opp-680000000 {
> opp-hz = /bits/ 64 <680000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
> opp-peak-kBps = <12449218>;
> + qcom,opp-acd-level = <0x882a5ffd>;
> };
>
> opp-720000000 {
> opp-hz = /bits/ 64 <720000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_SVS_L2>;
> opp-peak-kBps = <12449218>;
> + qcom,opp-acd-level = <0x882a5ffd>;
> };
>
> opp-770000000 {
> opp-hz = /bits/ 64 <770000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
> opp-peak-kBps = <12449218>;
> + qcom,opp-acd-level = <0x882a5ffd>;
> };
>
> opp-834000000 {
> opp-hz = /bits/ 64 <834000000>;
> opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
> opp-peak-kBps = <14398437>;
> + qcom,opp-acd-level = <0x882a5ffd>;
> };
> };
> };
>
> ---
> base-commit: 038d61fd642278bab63ee8ef722c50d10ab01e8f
> change-id: 20250729-topic-sm8650-upstream-gpu-acd-level-1c430e7f158f
>
> Best regards,
Powered by blists - more mailing lists