[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <aK/G9LmmT120aPXL@atctrx.andestech.com>
Date: Thu, 28 Aug 2025 11:03:16 +0800
From: Ben Zong-You Xie <ben717@...estech.com>
To: Conor Dooley <conor@...nel.org>
CC: Conor Dooley <conor.dooley@...rochip.com>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Lad Prabhakar
<prabhakar.mahadev-lad.rj@...renesas.com>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v1] dt-bindings: cache: ax45mp: add 2048 as a supported
cache-sets value
On Wed, Aug 27, 2025 at 07:03:44PM +0100, Conor Dooley wrote:
> [EXTERNAL MAIL]
>
> From: Conor Dooley <conor.dooley@...rochip.com>
>
> The QiLai implementation of this cache controller uses a cache-sets of
> 2048, and mandates it in an if/else block - but the definition of the
> property only permits 1024. Add 2048 as an option, and deny its use
> outside of the QiLai.
>
> Fixes: 51b081cdb9237 ("dt-bindings: cache: add QiLai compatible to ax45mp")
> Signed-off-by: Conor Dooley <conor.dooley@...rochip.com>
Reviewed-by: Ben Zong-You Xie <ben717@...estech.com>
Best regards,
Ben
Powered by blists - more mailing lists