| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <0c088460-da7e-4443-92e3-23f160415ce8@gmail.com>
Date: Fri, 12 Sep 2025 14:16:34 +0200
From: Matthias Brugger <matthias.bgg@...il.com>
To: Fei Shao <fshao@...omium.org>,
AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
Cc: linux-mediatek@...ts.infradead.org, robh@...nel.org,
daniel.lezcano@...aro.org, mwalle@...nel.org, devicetree@...r.kernel.org,
linus.walleij@...aro.org, linux-remoteproc@...r.kernel.org,
dri-devel@...ts.freedesktop.org, linux-kernel@...r.kernel.org,
olivia.wen@...iatek.com, shane.chien@...iatek.com,
linux-gpio@...r.kernel.org, linux-phy@...ts.infradead.org,
airlied@...il.com, simona@...ll.ch, herbert@...dor.apana.org.au,
jassisinghbrar@...il.com, jiaxin.yu@...iatek.com, andy.teng@...iatek.com,
chunfeng.yun@...iatek.com, jieyy.yang@...iatek.com, chunkuang.hu@...nel.org,
conor+dt@...nel.org, jitao.shi@...iatek.com, p.zabel@...gutronix.de,
arnd@...db.de, kishon@...nel.org, kyrie.wu@...iatek.corp-partner.google.com,
maarten.lankhorst@...ux.intel.com, tinghan.shen@...iatek.com,
mripard@...nel.org, ck.hu@...iatek.com, broonie@...nel.org,
eugen.hristev@...aro.org, houlong.wei@...iatek.com, tglx@...utronix.de,
mchehab@...nel.org, linux-arm-kernel@...ts.infradead.org,
granquet@...libre.com, sam.shih@...iatek.com, mathieu.poirier@...aro.org,
fparent@...libre.com, andersson@...nel.org, sean.wang@...nel.org,
linux-sound@...r.kernel.org, lgirdwood@...il.com, vkoul@...nel.org,
linux-crypto@...r.kernel.org, tzimmermann@...e.de, atenart@...nel.org,
krzk+dt@...nel.org, linux-media@...r.kernel.org, davem@...emloft.net
Subject: Re: [PATCH 17/38] arm64: dts: mediatek: mt6797: Fix pinctrl node
names
On 25/07/2025 12:56, Fei Shao wrote:
> On Thu, Jul 24, 2025 at 5:48 PM AngeloGioacchino Del Regno
> <angelogioacchino.delregno@...labora.com> wrote:
>>
>> Change the pinctrl node names to adhere to the binding: the main
>> nodes are now named like "uart0-pins" and the children "pins-bus".
>>
>> Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
>
> Reviewed-by: Fei Shao <fshao@...omium.org>
>
Applied, thanks
>> ---
>> arch/arm64/boot/dts/mediatek/mt6797.dtsi | 40 ++++++++++++------------
>> 1 file changed, 20 insertions(+), 20 deletions(-)
>>
>> diff --git a/arch/arm64/boot/dts/mediatek/mt6797.dtsi b/arch/arm64/boot/dts/mediatek/mt6797.dtsi
>> index 0e9d11b4585b..be401617dfd8 100644
>> --- a/arch/arm64/boot/dts/mediatek/mt6797.dtsi
>> +++ b/arch/arm64/boot/dts/mediatek/mt6797.dtsi
>> @@ -135,71 +135,71 @@ pio: pinctrl@...05000 {
>> gpio-controller;
>> #gpio-cells = <2>;
>>
>> - uart0_pins_a: uart0 {
>> - pins0 {
>> + uart0_pins_a: uart0-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO234__FUNC_UTXD0>,
>> <MT6797_GPIO235__FUNC_URXD0>;
>> };
>> };
>>
>> - uart1_pins_a: uart1 {
>> - pins1 {
>> + uart1_pins_a: uart1-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO232__FUNC_URXD1>,
>> <MT6797_GPIO233__FUNC_UTXD1>;
>> };
>> };
>>
>> - i2c0_pins_a: i2c0 {
>> - pins0 {
>> + i2c0_pins_a: i2c0-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO37__FUNC_SCL0_0>,
>> <MT6797_GPIO38__FUNC_SDA0_0>;
>> };
>> };
>>
>> - i2c1_pins_a: i2c1 {
>> - pins1 {
>> + i2c1_pins_a: i2c1-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO55__FUNC_SCL1_0>,
>> <MT6797_GPIO56__FUNC_SDA1_0>;
>> };
>> };
>>
>> - i2c2_pins_a: i2c2 {
>> - pins2 {
>> + i2c2_pins_a: i2c2-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO96__FUNC_SCL2_0>,
>> <MT6797_GPIO95__FUNC_SDA2_0>;
>> };
>> };
>>
>> - i2c3_pins_a: i2c3 {
>> - pins3 {
>> + i2c3_pins_a: i2c3-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO75__FUNC_SDA3_0>,
>> <MT6797_GPIO74__FUNC_SCL3_0>;
>> };
>> };
>>
>> - i2c4_pins_a: i2c4 {
>> - pins4 {
>> + i2c4_pins_a: i2c4-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO238__FUNC_SDA4_0>,
>> <MT6797_GPIO239__FUNC_SCL4_0>;
>> };
>> };
>>
>> - i2c5_pins_a: i2c5 {
>> - pins5 {
>> + i2c5_pins_a: i2c5-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO240__FUNC_SDA5_0>,
>> <MT6797_GPIO241__FUNC_SCL5_0>;
>> };
>> };
>>
>> - i2c6_pins_a: i2c6 {
>> - pins6 {
>> + i2c6_pins_a: i2c6-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO152__FUNC_SDA6_0>,
>> <MT6797_GPIO151__FUNC_SCL6_0>;
>> };
>> };
>>
>> - i2c7_pins_a: i2c7 {
>> - pins7 {
>> + i2c7_pins_a: i2c7-pins {
>> + pins-bus {
>> pinmux = <MT6797_GPIO154__FUNC_SDA7_0>,
>> <MT6797_GPIO153__FUNC_SCL7_0>;
>> };
>> --
>> 2.50.1
>>
>>
Powered by blists - more mailing lists