linux-kernel - Re: [PATCH v5 2/4] ARM: tegra114: add missing HOST1X device nodes

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <3549625.aeNJFYEL58@senjougahara>
Date: Wed, 17 Sep 2025 11:44:42 +0900
From: Mikko Perttunen <mperttunen@...dia.com>
To: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
 Conor Dooley <conor+dt@...nel.org>, Thierry Reding <treding@...dia.com>,
 Thierry Reding <thierry.reding@...il.com>,
 Jonathan Hunter <jonathanh@...dia.com>,
 Svyatoslav Ryhel <clamor95@...il.com>, Svyatoslav Ryhel <clamor95@...il.com>
Cc: devicetree@...r.kernel.org, linux-tegra@...r.kernel.org,
 linux-kernel@...r.kernel.org
Subject: Re: [PATCH v5 2/4] ARM: tegra114: add missing HOST1X device nodes

On Wednesday, August 27, 2025 8:37 PM Svyatoslav Ryhel wrote:
> Add nodes for devices on the HOST1X bus: VI, EPP, ISP, MSENC and TSEC.
> 
> Signed-off-by: Svyatoslav Ryhel <clamor95@...il.com>
> ---
>  arch/arm/boot/dts/nvidia/tegra114.dtsi | 64 ++++++++++++++++++++++++++
>  1 file changed, 64 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/nvidia/tegra114.dtsi b/arch/arm/boot/dts/nvidia/tegra114.dtsi
> index 4caf2073c556..8600a5c52be9 100644
> --- a/arch/arm/boot/dts/nvidia/tegra114.dtsi
> +++ b/arch/arm/boot/dts/nvidia/tegra114.dtsi
> @@ -47,6 +47,45 @@ host1x@...00000 {
>  
>  		ranges = <0x54000000 0x54000000 0x01000000>;
>  
> +		vi@...80000 {
> +			compatible = "nvidia,tegra114-vi";
> +			reg = <0x54080000 0x00040000>;
> +			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
> +			clocks = <&tegra_car TEGRA114_CLK_VI>;
> +			resets = <&tegra_car 20>;
> +			reset-names = "vi";

You are adding reset-names here, but in the last patch you're removing it where there's only one reset?

> +
> +			iommus = <&mc TEGRA_SWGROUP_VI>;
> +
> +			status = "disabled";
> +		};
> +
> +		epp@...c0000 {
> +			compatible = "nvidia,tegra114-epp";
> +			reg = <0x540c0000 0x00040000>;
> +			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
> +			clocks = <&tegra_car TEGRA114_CLK_EPP>;
> +			resets = <&tegra_car TEGRA114_CLK_EPP>;
> +			reset-names = "epp";
> +
> +			iommus = <&mc TEGRA_SWGROUP_EPP>;
> +
> +			status = "disabled";
> +		};
> +
> +		isp@...00000 {
> +			compatible = "nvidia,tegra114-isp";
> +			reg = <0x54100000 0x00040000>;
> +			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
> +			clocks = <&tegra_car TEGRA114_CLK_ISP>;
> +			resets = <&tegra_car TEGRA114_CLK_ISP>;
> +			reset-names = "isp";
> +
> +			iommus = <&mc TEGRA_SWGROUP_ISP>;
> +
> +			status = "disabled";
> +		};
> +
>  		gr2d@...40000 {
>  			compatible = "nvidia,tegra114-gr2d";
>  			reg = <0x54140000 0x00040000>;
> @@ -149,6 +188,31 @@ dsib: dsi@...00000 {
>  			#address-cells = <1>;
>  			#size-cells = <0>;
>  		};
> +
> +		msenc@...c0000 {
> +			compatible = "nvidia,tegra114-msenc";
> +			reg = <0x544c0000 0x00040000>;
> +			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
> +			clocks = <&tegra_car TEGRA114_CLK_MSENC>;
> +			resets = <&tegra_car TEGRA114_CLK_MSENC>;
> +			reset-names = "mpe";

FWIW, I think 'msenc' is the appropriate name to use on Tegra114/Tegra124. I believe MPE is a remnant from older chips, even if some downstream (and I guess upstreaming) naming still uses it.

> +
> +			iommus = <&mc TEGRA_SWGROUP_MSENC>;
> +
> +			status = "disabled";
> +		};
> +
> +		tsec@...00000 {
> +			compatible = "nvidia,tegra114-tsec";
> +			reg = <0x54500000 0x00040000>;
> +			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
> +			clocks = <&tegra_car TEGRA114_CLK_TSEC>;
> +			resets = <&tegra_car TEGRA114_CLK_TSEC>;
> +
> +			iommus = <&mc TEGRA_SWGROUP_TSEC>;
> +
> +			status = "disabled";
> +		};
>  	};
>  
>  	gic: interrupt-controller@...41000 {
>