[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <e08ada29-556e-4251-b4bb-c122ca3ec3e0@infradead.org>
Date: Wed, 14 Jan 2026 22:26:16 -0800
From: Randy Dunlap <rdunlap@...radead.org>
To: Lucas Wei <lucaswei@...gle.com>
Cc: Catalin Marinas <catalin.marinas@....com>, Will Deacon <will@...nel.org>,
Jonathan Corbet <corbet@....net>, sjadavani@...gle.com,
stable@...r.kernel.org, kernel-team@...roid.com,
linux-arm-kernel@...ts.infradead.org, linux-doc@...r.kernel.org,
linux-kernel@...r.kernel.org, robin.murphy@....com, maz@...nel.org
Subject: Re: [PATCH v3] arm64: errata: Workaround for SI L1 downstream
coherency issue
On 1/14/26 6:11 PM, Lucas Wei wrote:
> Hi Randy,
>
>>> +/*
>>> + * We have some earlier use cases to call cache maintenance operation functions, for example,
>>> + * dcache_inval_poc() and dcache_clean_poc() in head.S, before making decision to turn on this
>>> + * workaround. Since the scope of this workaround is limited to non-coherent DMA agents, its
>>> + * safe to have the workaround off by default.
>>
>> But it's not off by default...
>
> I think it's off by default.
> Would you point me to where the workaround was enabled without cmdline?
I'm probably confused by the Kconfig option defaulting to 'y' but the run-time option
itself is still off by default. Sorry for the noise.
+config ARM64_ERRATUM_4311569
+ bool "SI L1: 4311569: workaround for premature CMO completion erratum"
+ default y
+ help
+ This option adds the workaround for ARM SI L1 erratum 4311569.
--
~Randy
Powered by blists - more mailing lists