lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 21 Jul 2021 23:16:41 +0200 From: Thomas Gleixner <tglx@...utronix.de> To: Dexuan Cui <decui@...rosoft.com>, Saeed Mahameed <saeed@...nel.org>, Leon Romanovsky <leon@...nel.org> Cc: "linux-pci\@vger.kernel.org" <linux-pci@...r.kernel.org>, "'netdev\@vger.kernel.org'" <netdev@...r.kernel.org>, "'x86\@kernel.org'" <x86@...nel.org>, Haiyang Zhang <haiyangz@...rosoft.com>, "'linux-kernel\@vger.kernel.org'" <linux-kernel@...r.kernel.org> Subject: RE: [5.14-rc1] mlx5_core receives no interrupts with maxcpus=8 Dexuan, On Mon, Jul 19 2021 at 20:33, Dexuan Cui wrote: > This is a bare metal x86-64 host with Intel CPUs. Yes, I believe the > issue is in the IOMMU Interrupt Remapping mechanism rather in the > NIC driver. I just don't understand why bringing the CPUs online and > offline can work around the issue. I'm trying to dump the IOMMU IR > table entries to look for any error. can you please enable GENERIC_IRQ_DEBUGFS and provide the output of cat /sys/kernel/debug/irq/irqs/$THENICIRQS Thanks, tglx
Powered by blists - more mailing lists