netdev - Re: [PATCH net-next v3 1/2] net/ethernet/realtek: Add Realtek automotive PCIe driver code

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <4b630aeb-3098-4108-b8dc-7da6e55a7cf1@lunn.ch>
Date: Fri, 18 Aug 2023 14:16:18 +0200
From: Andrew Lunn <andrew@...n.ch>
To: Justin Lai <justinlai0215@...ltek.com>
Cc: "kuba@...nel.org" <kuba@...nel.org>,
	"davem@...emloft.net" <davem@...emloft.net>,
	"edumazet@...gle.com" <edumazet@...gle.com>,
	"pabeni@...hat.com" <pabeni@...hat.com>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"netdev@...r.kernel.org" <netdev@...r.kernel.org>
Subject: Re: [PATCH net-next v3 1/2] net/ethernet/realtek: Add Realtek
 automotive PCIe driver code

> > Is the 'line' speed of the MAC fixed? It operates at one speed, and that is it?
> 
> Hi, Andrew
> 

> The "line" speed of the MAC is fixed 5G, but the throughput will be
> determined according to the speed of the PCIe link. For example, if
> the link speed is gen 3, the throughput will be 5G. if the link
> speed is gen 2, the throughput will be 2.5G. if the link speed is
> gen 1, the throughput will be 1G.

ksettings does not return throughput, it returns the line
speed. throughput is determined by a lot of different things, can the
CPU handle frames fast enough, is the memory bandwidth high enough,
what is happening on other ports of the PCIe switch etc.

There is at least one driver i know of which reports a warning at
probe time, if it finds the device is on a bus which cannot support
the full bandwidth. Maybe copy that.

> There is no extra fields in DMA descriptors for tagging
> protocol. The tag added by switch hardware instead of this driver.

> > Are the I2C, MDIO and SPI bus masters also hanging off a PCIE endpoint? Can
> > they probe independently? I'm just want to check this should not be part of an
> > MFD driver.
> 

> The I2C, MDIO and SPI bus masters are not hanging off the PCIE
> endpoints, but on the switch core.

So the switch core is also an PCIE endpoint? 

   Andrew