[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3384738.8kAFQ6LgSR@diego>
Date: Tue, 12 Oct 2021 17:41:23 +0200
From: Heiko Stübner <heiko@...ech.de>
To: guoren@...nel.org, anup@...infault.org, atish.patra@....com,
maz@...nel.org, tglx@...utronix.de, palmer@...belt.com,
linux-riscv@...ts.infradead.org
Cc: linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org,
Guo Ren <guoren@...ux.alibaba.com>,
Rob Herring <robh@...nel.org>,
Palmer Dabbelt <palmerdabbelt@...gle.com>, guoren@...nel.org
Subject: Re: [PATCH V2 1/2] dt-bindings: update riscv plic compatible string
Hi,
Am Dienstag, 12. Oktober 2021, 17:34:31 CEST schrieb guoren@...nel.org:
> From: Guo Ren <guoren@...ux.alibaba.com>
>
> Add the compatible string "thead,c9xx-plic" to the riscv plic
> bindings to support SOCs with thead,c9xx processor cores.
>
> Signed-off-by: Guo Ren <guoren@...ux.alibaba.com>
> Cc: Rob Herring <robh@...nel.org>
> Cc: Palmer Dabbelt <palmerdabbelt@...gle.com>
> Cc: Anup Patel <anup@...infault.org>
> Cc: Atish Patra <atish.patra@....com>
> ---
> .../bindings/interrupt-controller/sifive,plic-1.0.0.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> index 08d5a57ce00f..202eb7666f9b 100644
> --- a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> +++ b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> @@ -46,6 +46,7 @@ properties:
> - enum:
> - sifive,fu540-c000-plic
> - canaan,k210-plic
> + - thead,c9xx-plic
Devicetree bindings shouldn't use asterisks (the xx-part).
Instead you want (probably)
+ - thead,c906-plic
+ - thead,c910-plic
to name the specific SoCs that plic is used on
Heiko
> - const: sifive,plic-1.0.0
>
> reg:
>
Powered by blists - more mailing lists